EEWORLDEEWORLDEEWORLD

Part Number

Search

PRAHR100I5-110RFWB

Description
Array/Network Resistor, Isolated, Thin Film, 0.1W, 110ohm, 35V, 1% +/-Tol, -10,10ppm/Cel, 2006,
CategoryPassive components    The resistor   
File Size129KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

PRAHR100I5-110RFWB Overview

Array/Network Resistor, Isolated, Thin Film, 0.1W, 110ohm, 35V, 1% +/-Tol, -10,10ppm/Cel, 2006,

PRAHR100I5-110RFWB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid705463002
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL7.1
structureChip
JESD-609 codee0
Network TypeIsolated
Number of terminals10
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.38 mm
Package length5 mm
Package formSMT
Package width1.6 mm
method of packingWaffle Pack
Rated power dissipation(P)0.1 W
resistance110 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesPRAHR (CNWHR)
size code2006
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Tolerance1%
Operating Voltage35 V
Space Applications Only
PRA HR (CNW HR)
Vishay Sfernice
ESA (
) Qualified High Precision Chip Resistor Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking (3 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
ESCC qualified
ESCC 4001 (generic specification)
ESCC 4001/025 (detailed specification)
SMD wraparound chip resistor array
Up to eight different ohmic values (CNW HR)
Halogen-free according to IEC 61249-2-21
Vishay Sfernice Thin Film division holds ESCC QML
qualification (ESCC technology flow qualification). PRA
Hi-Rel arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 3 ppm/°C TCR tracking, a ratio tolerance as tight as
0.05 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TRACKING
3 ppm/°C
RATIO
0.05 %
TCR
10 ppm/°C
ABS
TOL
0.1 %
DIMENSIONS
Land Pattern
R
S
R
P
Q
F
TC tracking: 3 ppm/°C if all resistors of the array are:
Rn > 250
Ω
TC tracking: 5 ppm/°C if one or more resistors of the array is
in the range: 100
Ω
to 250
Ω
included
PRA HR 182
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA HR 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA HR 135
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
mil
63
16
25.5
10
mil
72
16
41
10
mil
118
16
51
10
B
C
D
A
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.38
+ 0.2
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.38
+ 0.2
-0
F
G
Number
of resistors:
2 to
8
R1 = R2 = ... R8
40
15
27.5
12
40
23.5
1.35
0.38
+ 0.2
-0
72
15
59.8
12
40
70.8
A
E
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
C: One common point
N
resistors
R1
R2
R7
R8
Note
(1)
E depends on number of resistors
B
C
D
F
G
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53043
Revision: 29-Jul-09
For technical questions, contact:
sfer@vishay.com
www.vishay.com
77
ADC_DAC Basics
ADC_DAC Basics...
雷北城 EE_FPGA Learning Park
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul...
littleshrimp FPGA/CPLD
Show off the development board of ON Semiconductor's Internet of Things Innovation Design Competition!
This is truly the strongest lineup of competition development boards I have ever seen!If you want to improve your full-stack IoT design skills, don’t miss it!Click here to view the event details and s...
soso onsemi and Avnet IoT Innovation Design Competition
How to use Labview to perform secondary development on Ginkgo 2
[size=4][font=Tahoma, Helvetica, SimSun, sans-serif]Foreword:[/font][/size] [font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]Ginkgo 2 supports the development of multiple language platforms, cur...
viewtool Integrated technical exchanges
Looking forward to the review of the Yatli series~
As title...
sparks- Domestic Chip Exchange
Common problems and solutions in CCS compilation
1. warning: creating .stack section with default size of 400 (hex) words.This is because there is no set value for -stack in Project---Build Option---Linker. 2. warning: creating .sysmem section with ...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号