Note: Inclusive of initial frequency accuracy, operating temperature range, supply variation, load variation, 3 times solder reflow, shock, vibration and 1 year aging at 25°C. We do not
recommend hand soldering the devices
REVISION B 12/10/14
3
IDT XO LVDS CRYSTAL OSCILLATOR
XLL DATASHEET
DC Characteristics
(V
DD
= 2.5 V
± 5%, T
A
= - 20°C to +70°C; -40° to +85°C)
Parameter
Power Supply Current
Differential Output Voltage
Output Offset Voltage
Enable/Disable Input HIGH Voltage
(Output enabled)*
Enable/Disable Input LOW Voltage
(Output disabled)
Symbol
I
DD
V
OD
V
OS
V
IH
V
IL
Condition
Common Frequencies
Standard LVDS load
Standard LVDS load
Min
26
Typ
0.4
1.25
Max
65
Units
mA
V
V
V
70%V
DD
30%V
DD
V
* A pullup resistor from pin 6 (VDD) to pin 1 (E/D) enables output when pin 1 is left open.
Note: Inclusive of initial frequency accuracy, operating temperature range, supply variation, load variation, 3 times solder reflow, shock, vibration and 1 year aging at 25°C. We do not
recommend hand soldering the devices
IDT XO LVDS CRYSTAL OSCILLATOR
4
REVISION B 12/10/14
XLL DATASHEET
Output Waveform
Output Levels/Rise Time/Fall Time Measurements
T
R
OUTPUT 2
T
F
20% to 80% V
PP
50% V
PP
V
OS
V
OD
OUTPUT 1
Oscillator Symmetry
Ideally, Symmetry should be 50/50 for ½ period –Other expressions are 45/55 or 55/45
"Introduction to Switching Power Supplies" focuses on the practical design of switching power supplies, introduces the main circuit and control circuit of commonly used switching power supplies, and d...
The Pengfeng FPGA development board contains resources such as keys, LEDs, and RGB_LEDs for verification. Combining the key KEY with the RGB_LED can form a key to control the color of the RGB_LED.
Whe...
Hardware introduction:430 digital IO port:
MSP430F149 and MSP430F169 both have P1-P6, each 8 bits, for a total of 48 IO ports; there are a large number of IO ports available, so the 8-bit parallel dat...
[backcolor=white][color=#000000]The zero offset error is defined as the result obtained when converting a voltage at VREFLO. This fundamental error affects all conversions of the ADC, including full-s...
This live broadcast introduces the features and advantages of C2000's built-in programmable logic module CLB, solutions developed based on CLB to replace FPGA or CPLD, such as PTO frequency division o...
The stepper motor runs in full step mode, and the delay has been tried in the range of 5ms--50ms. Only the sound changes, but the operation does not change.
I have been wondering if there is a problem...
Download Centre
京公网安备 11010802033920号
EEWORLD
