EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001AG-1015CDI8

Description
LVDS Output Clock Oscillator, 156.25MHz Nom
CategoryPassive components    oscillator   
File Size163KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N4Q001AG-1015CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001AG-1015CDI8 - - View Buy Now

8N4Q001AG-1015CDI8 Overview

LVDS Output Clock Oscillator, 156.25MHz Nom

8N4Q001AG-1015CDI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035351907
Reach Compliance Codecompliant
YTEOL6.65
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; SELECTABLE O/P FREQUENCIES; TR
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
[Discussion] There is no place to make money during the seven days of National Day holiday
RT, my almighty forum buddies, what money-making businesses are you doing now? At least you can give me some ideas, now the stock funds are losing money....
吾妻思萌 Talking
Linux-3.14.52 Compiler Reference Manual v2.0
Cross-compilation toolchain A9 series: Open the network disk to 2.2_OS_Linux-3.14.52 -> 03_toolchain and download the MY-IMX-A9 directory. [/size][/font][/color][/align][b]Source code[/b][align=left][...
明远智睿Lan Linux and Android
ESP32 firmware is divided into two versions: ESP-IDF v3.x/4.x
With the release of the beta version of ESP-IDF 4.x, MicroPython for ESP32 is now divided into two versions: ESP-IDF v3.x and ESP-IDF v4.x:Firmware built with ESP-IDF v3.x, with support for LAN and PP...
dcexpert MicroPython Open Source section
Two methods of programming TMS320C6748
C6748 programming method: Procedure to Flash and boot the LCDK http://processors.wiki.ti.com/index.php/L138/C6748_Development_Kit_(LCDK)#Procedure_to_Flash_and_boot_the_LCDK (refer to the official web...
Jacktang DSP and ARM Processors
Enabling higher-performance front-end radar to make Vision Zero a reality
Over the past few years, two powerful forces have driven the use of active safety measures in advanced driver assistance systems (ADAS): the Euro NCAP 2025 Vision Zero traffic safety program and consu...
alan000345 TI Technology Forum
Power supply control principle of three-phase fuel pump used in Mercedes-Benz passenger cars
Masters, the gasoline pump used in Mercedes-Benz cars currently has three wires UVW coming out of the fuel pump computer to directly control the operation of the three-phase fuel pump. I took it apart...
asena Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号