EEWORLDEEWORLDEEWORLD

Part Number

Search

C326C439DDG5CA

Description
CAPACITOR, CERAMIC, MULTILAYER, 1000V, C0G, 0.0000043uF, THROUGH HOLE MOUNT, RADIAL LEADED
CategoryPassive components    capacitor   
File Size229KB,11 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C326C439DDG5CA Overview

CAPACITOR, CERAMIC, MULTILAYER, 1000V, C0G, 0.0000043uF, THROUGH HOLE MOUNT, RADIAL LEADED

C326C439DDG5CA Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1994390265
package instruction, 2012
Reach Compliance Codenot_compliant
ECCN codeEAR99
capacitance0.0000043 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high8.89 mm
JESD-609 codee3
length5.08 mm
Manufacturer's serial numberC326
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance11.6279%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingBULK
positive tolerance11.6279%
Rated (DC) voltage (URdc)1000 V
seriesC32(C0G,1KV,D TOL)
size code2012
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal pitch2.54 mm
Terminal shapeWIRE
width3.18 mm
MULTILAYER CERAMIC CAPACITORS/AXIAL & RADIAL LEADED
Multilayer ceramic capacitors are available in a
variety of physical sizes and configurations, including
leaded devices and surface mounted chips. Leaded
styles include molded and conformally coated parts
with axial and radial leads. However, the basic
capacitor element is similar for all styles. It is called a
chip and consists of formulated dielectric materials
which have been cast into thin layers, interspersed
with metal electrodes alternately exposed on opposite
edges of the laminated structure. The entire structure is
fired at high temperature to produce a monolithic
block which provides high capacitance values in a
small physical volume. After firing, conductive
terminations are applied to opposite ends of the chip to
make contact with the exposed electrodes.
Termination materials and methods vary depending on
the intended use.
TEMPERATURE CHARACTERISTICS
Ceramic dielectric materials can be formulated with
Class III:
General purpose capacitors, suitable
a wide range of characteristics. The EIA standard for
for by-pass coupling or other applications in which
ceramic dielectric capacitors (RS-198) divides ceramic
dielectric losses, high insulation resistance and
dielectrics into the following classes:
stability of capacitance characteristics are of little or
no importance. Class III capacitors are similar to Class
II capacitors except for temperature characteristics,
Class I:
Temperature compensating capacitors,
which are greater than ± 15%. Class III capacitors
suitable for resonant circuit application or other appli-
have the highest volumetric efficiency and poorest
cations where high Q and stability of capacitance char-
stability of any type.
acteristics are required. Class I capacitors have
predictable temperature coefficients and are not
effected by voltage, frequency or time. They are made
KEMET leaded ceramic capacitors are offered in
from materials which are not ferro-electric, yielding
the three most popular temperature characteristics:
superior stability but low volumetric efficiency. Class I
C0G:
Class I, with a temperature coefficient of 0 ±
capacitors are the most stable type available, but have
30 ppm per degree C over an operating
the lowest volumetric efficiency.
temperature range of - 55°C to + 125°C (Also
known as “NP0”).
X7R:
Class II, with a maximum capacitance
Class II:
Stable capacitors, suitable for bypass
change of ± 15% over an operating temperature
or coupling applications or frequency discriminating
range of - 55°C to + 125°C.
circuits where Q and stability of capacitance char-
Z5U:
Class III, with a maximum capacitance
acteristics are not of major importance. Class II
change of + 22% - 56% over an operating tem-
capacitors have temperature characteristics of ± 15%
perature range of + 10°C to + 85°C.
or less. They are made from materials which are
ferro-electric, yielding higher volumetric efficiency but
Specified electrical limits for these three temperature
less stability. Class II capacitors are affected by
temperature, voltage, frequency and time.
characteristics are shown in Table 1.
SPECIFIED ELECTRICAL LIMITS
PARAMETER
Dissipation Factor: Measured at following conditions:
C0G — 1 kHz and 1 vrms if capacitance > 1000 pF
1 MHz and 1 vrms if capacitance
1000 pF
X7R — 1 kHz and 1 vrms* or if extended cap range 0.5 vrms
Z5U — 1 kHz and 0.5 vrms
Dielectric Strength: 2.5 times rated DC voltage.
Insulation Resistance (IR): At rated DC voltage,
whichever of the two is smaller
Temperature Characteristics: Range, °C
Capacitance Change without
DC voltage
* 1 MHz and 1 vrms if capacitance
100 pF on military product.
TEMPERATURE CHARACTERISTICS
C0G
X7R
Z5U
0.15%
2.5%
4.0%
Pass Subsequent IR Test
1,000 MΩ-µF
or 100 GΩ
-55 to +125
0 ± 30 ppm/°C
1,000 MΩ-µF
or 100 GΩ
-55 to +125
±15%
1,000 MΩ-µF
or 10 GΩ
+10 to +85
+22%, -56%
Table I
© KEMET Electronics Corporation, P.O. Box 5928, Greenville, S.C. 29606, (864) 963-6300
3
Multlayer Ceramic
Capacitors
[A design of electronic cat's eye based on STM32F7508-DK] Unboxing post
When I received the call, I was working overtime at my desk in a daze. I was unable to receive it in time, and when I got home, I found that the package was missing. It was such a big box, it would be...
poponianhua DigiKey Technology Zone
2021 ON Semiconductor Avnet RSL10 Bluetooth SoC Development and Design Competition Third Post (Revised Routine) - No pictures, please post again
Among the development boards provided by the organizer, the RSL10-SENSE-DB-GEVK board can also be used to download routines directly:The difference from another similar board is that it has a download...
7905 onsemi and Avnet IoT Innovation Design Competition
China's sad past
In the 1930s, Zhang Xiulun, a student from Hebei, graduated from Jiaozuo Institute of Technology, China's first mining university. As a rare talent majoring in metallurgy, he was hired by a steel mill...
eric_wang Domestic Chip Exchange
FPGA_100 Days Journey_FIFO Design
FPGA_100 Days Journey_FIFO Design...
zxopenljx EE_FPGA Learning Park
How to solve the problem that H file cannot be opened in IAR
The one used is IAR EW8051-EV-750A.Errors often occur during runtime, such as: Fatal Error[Pe005]: could not open source file "hal.h" D:\CC2430 Tester-0.6\PER-Receive\Library\cc2430\HAL\source\wait.c ...
灞波儿奔 DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号