CL10B472JB8NCNC datasheet, PDF

CL10B472JB8NCNC: DescriptionCeramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.0047uF, 0603,; CategoryPassive components capacitor; File Size549KB，35 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

CL10B472JB8NCNC Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.0047uF, 0603,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	818510322
package instruction	, 0603
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Philippines, South Korea
ECCN code	EAR99
YTEOL	2
capacitance	0.0047 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Tape
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
series	CL10(X7R,50 V )
size code	0603
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
width	0.8 mm

Last day of auction: FRDM mini shield September 27th 12:00-September 28th 11:59: [size=4][color=#ff0000][b]Bidding dynamics: [/b][/color][/size][url=https://home.eeworld.com.cn/space-uid-350640.html]stormbreaker[/url] [size=4][color=#ff0000][b] 1000 core coins[/b][/color][/size] [...; okhxyyo Talking

FIR filter design based on FPGA (source code download attached): [b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...; njiggih FPGA/CPLD

About the Japanese: ( 1) Four surgeons sat around and talked about what kind of people they liked to operate on. The first doctor said, "I like to operate on librarians the most. When you open their bodies, everything is...; 890 Talking

The timing relationship between voltage and current lead and lag: [table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...; QWE4562009 Integrated technical exchanges

NE555 Internal Structure: Internal structure diagram of 555 timerHD pictures...; dcexpert MicroPython Open Source section

[Application development based on NUCLEO-F746ZG motor] 8. Program framework - Introduction to the three core tasks: This post briefly introduces the three tasks in Systick interrupt and ADC interrupt. In the previous post ( 【Development and Application Based on NUCLEO-F746ZG Motor】7. Program Framework-Two Important...; annysky2012 Motor Drive Control（Motor Control）

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components