EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP061F21CLT

Description
Parallel - Fundamental Quartz Crystal, 6.144MHz Nom,
CategoryPassive components    Crystal/resonator   
File Size288KB,4 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

LP061F21CLT Overview

Parallel - Fundamental Quartz Crystal, 6.144MHz Nom,

LP061F21CLT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145135904097
Reach Compliance Codecompliant
YTEOL6.7
Other featuresAT CUT
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.001%
frequency tolerance20 ppm
load capacitance12 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency6.144 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical size11.1mm X 4.83mm X 3.2mm
Series resistance80 Ω
surface mountYES
Terminal surfaceTIN SILVER COPPER OVER NICKEL
How does AD20 perform multi-person collaboration? (Multiple picture warning
Requirements for multi-person collaboration on AD20: A shared disk is required for file sharing. Configure an arbitration host to allocate planning areas. Configure the corresponding control extension...
btty038 PCB Design
Z8 Encore! MCU application development source code
Z8 Encore! MCU application development source code...
lorant MCU
Application of AMBE-1000 Vocoder in Voice Communication System
Application of AMBE-1000 Vocoder in Voice Communication SystemAuthor: Liu Yunyi Chen… Article source: Electronic Technology Application Hits: 6 Update time: 2006-7-8P Abstract: AMBE-1000 is a low bit ...
fighting Analog electronics
13. [Learning LPC1768 library functions] ADC experiment
ADC is the abbreviation of Analog-to-Digital Converter , which refers to analog / digital converter or analog-to-digital converter. It refers to a device that converts continuously changing analog sig...
加勒比海盗 NXP MCU
VGA display matrix teaching-simple design
3. Module Design Architecture Design The function we want to achieve can be summarized as follows: FPGA generates VGA timing, that is, controls VGA_R4~R0, VGA_G5~G0, VGA_B4~B0, VGA_HSYNC and VGA_VSYNC...
guyu_1 FPGA/CPLD
MSP430F149 BSL download program failed
A newbie's question. When I use MSPFET-BSL to download MSP430f149, I always get the message "Programming failed, synchronization error, etc.". I use CH340-USB to convert serial port, and connect TXD/R...
fish001 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号