EEWORLDEEWORLDEEWORLD

Part Number

Search

530WA1134M00DG

Description
CMOS/TTL Output Clock Oscillator, 1134MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530WA1134M00DG Overview

CMOS/TTL Output Clock Oscillator, 1134MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA1134M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1134 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Fudan Micro FM33LG0 Series Development Board Review] Driving RGB TFT Display
Today is the winter solstice, and I saw that everyone in my circle of friends is eating dumplings. I want to write a topic to wish everyone a happy winter solstice. I have a 320RGB*480 dots matrix TFT...
mameng Domestic Chip Exchange
Thank you for being there + thank you for everyone who appears in my life
I am not good at expressing my emotions, and I have many things that I keep in my heart and don't want to say. Through this Thanksgiving event organized by the eeworld moderator, I would like to thank...
qditz Talking
Use NucleiStudio to import GD32VF103_Demo_Suites routine
Open NucleiStudio software, File-Import to open the import window below Expand General, find Existing Projects into Workspace, and click Next.In the window below, click Browse to find the correspondin...
littleshrimp GD32 MCU
[Project source code] Operating FPGA side registers under FPGA-based Linux
[code=Cpp]h2p_vip_capture_addr = (lw_axi_virtual_base + ((unsigned long)( ALT_LWFPGASLVS_OFST + ALT_VIP_CAPTURE_BASE)(unsigned long) ( HW_REGS_MASK))); // Capture Register #define REG_CONTROL0x00 #def...
小梅哥 Altera SoC
Newbies need help with a few questions about RA2A1
Hello everyone: A few questions about RA2A1 are as follows:First, regarding the compilation software, we still hope to use KEIL or IAR. If we use KEIL, we need to provide the CPU support software pack...
Richmond Renesas Electronics MCUs
The virtual machine started to freeze again
Except for the virtual machine, everything else was turned off. Except for antivirus software, etc. The CPU consumption was about 30%, and the memory was about 50%. However, it was still very stuck. L...
ienglgge Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号