SD-14597F3-594 datasheet, PDF - EEWORLD Datasheet

SD-14597F3-594: DescriptionSynchro or Resolver to Digital Converter, Hybrid, CDFP36, CERAMIC, FP-36; CategoryAnalog mixed-signal IC converter; File Size417KB，14 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

SD-14597F3-594 Overview

Synchro or Resolver to Digital Converter, Hybrid, CDFP36, CERAMIC, FP-36

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	DFP
package instruction	CERAMIC, FP-36
Contacts	36
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BUILT-IN-TEST, PROGRAMMABLE RESOLUTION
Maximum analog input voltage	90 V
Maximum angular accuracy	2.6 arc min
Converter type	SYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 code	R-CDFP-F36
JESD-609 code	e0
Number of digits	16
Number of functions	1
Number of terminals	36
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.334 mm
Signal/output frequency	60 Hz
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Take a look at the Heidenhain RCN8000 absolute encoder: Our salesperson said that a customer sent us a scrapped encoder. It was a Heidenhain encoder. They are the best encoders. I took it and saw that it had been completely disassembled. Let's take a look!...; ddlxiaoxu Making friends through disassembly

I need help with an algorithmic problem related to permutations and combinations: To generate an array, the array has 4 elements, each element has a value of 0 to 7, and the sum of the 4 elements is 7. This should be easier to understand. There are 7 coins, all placed in 4 plates. ...; littleshrimp Integrated technical exchanges

LabVIEW FPGA in Hardware-in-the-Loop (HIL) Simulation Applications: Hardware-in-the-loop (HIL) simulation can simulate devices in a virtual operating environment very realistically. A typical HIL system includes sensors for receiving data from the control system, actu...; frozenviolet FPGA/CPLD

[Synopsys IP Resources] Integrated MAC, PCS, and PHY IP for 400G/800G Ethernet: The bandwidth required to handle more complex data is increasing rapidly, driving the data rates of 800G and 1.6T. There are many factors that contribute to this, such as the increase in the number of...; arui1999 Integrated technical exchanges

【ESP32-C3-DevKitM-1】+ Build the software environment for ESP32-C3 development based on the user manual: [i=s]This post was last edited by chrisrh on 2021-7-11 23:01[/i]Failed to successfully use Thonny to complete C3 related burning. First use ESP-IDF to configure, compile, and download according to the...; chrisrh Domestic Chip Exchange

DC/DC Converter Data Sheet - System Efficiency: There are various types of regulators available in the market, but choosing a DC/DC regulator can be difficult. Most automotive applications require high efficiency over the entire load range because ...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components