Q8.9990-SS2-12-50/100-T1-TA datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> Q8.9990-SS2-12-50/100-T1-TA

Q8.9990-SS2-12-50/100-T1-TA: DescriptionParallel - Fundamental Quartz Crystal,; CategoryPassive components Crystal/resonator; File Size3MB，2 Pages; ManufacturerJauch; Websitehttp://www.jauchusa.com/

Download Datasheet Parametric View All

Q8.9990-SS2-12-50/100-T1-TA Overview

Parallel - Fundamental Quartz Crystal,

Q8.9990-SS2-12-50/100-T1-TA Parametric

Parameter Name	Attribute value
Objectid	7299382475
Reach Compliance Code	compliant
YTEOL	6.2
Other features	AT-CUT; AMMO PACK; TAPE
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.01%
frequency tolerance	50 ppm
load capacitance	12 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	8.999 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L11.35XB4.65XH2.5 (mm)/L0.447XB0.183XH0.098 (inch)
Series resistance	25 Ω
surface mount	NO

Preview

Download Datasheet

View All

Quartz Crystal · SS2

- Pin Type Crystal, 11.35 x 4.65 mm

- wave soldering temperature: 260 °C max.

- package height 2.5 mm max.

actual size

2011/65/EC

RoHS

RoHS compliant

Pb free

REACH

compliant

Conflict

mineral free

GENERAL DATA

TYPE

frequency range fund. AT-cut

3rd OT AT-cut

fund. BT-cut

frequency tolerance at 25 °C

load capacitance C

shunt capacitance C

storage temperature

shock resistance

drive level max.

aging

DIMENSIONS

2.5 max.

12.0 min.

4.65

±0.1

SS2

4.0 ~33.0 MHz

ask for availability

±20 ppm / ±30 ppm / ±50 ppm

12 pF ~ 32 pF or series

< 5 pF

-40 °C ~ +125 °C

> 100 g (half sine pulse, 0.6 ms)

500 µW (100 µW recommended)

< ±5 ppm first year

ESR (SERIES RESISTANCE RS)

frequency

in MHz

4.0 ~ 5.999

6.0 ~ 6.999

7.0 ~ 7.999

8.0 ~ 8.999

9.0 ~ 13.999

14.0 ~ 33.000

ask

vibration

mode

fund. - AT

3rd OT - AT

fund. - BT

ESR max.

in ½

(100)

(50)

ESR typ.

in ½

(60)

(20)

TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE

±20

ppm

±30

ppm



±50

ppm





±100

ppm

±150

ppm

+10/-100

ppm



BT-cut

-20 °C ~ +70 °C STD.

11.35 max.



10.5 max.

-40 °C ~ +85 °C T1

-40 °C ~ +105 °C T2

-40 °C ~ +125 °C T3





4.88

±0.2

0.43

+0.05

- 0.03



standard



available



ask, if available

in mm

AUTOMOTIVE APPLICATION NOTE

–

extended operating temperatures up to +125 °C

ORDER INFORMATION

Quartz

frequency

4.0 ~ 33.0 MHz

type

SS2

load capacitance

in pF

12 pF ~ 32 pF

S for series

tolerance at

25 °C

30 = ±30 ppm std

20 = ±20 ppm

50 = ±50 ppm

stability vs.

temp. range

see table

blank =

T1 =

T2 =

T3 =

FU =

3OT =

BT =

TR =

TA =

KIS =

LL =

PT =

option

-20 °C ~ +70 °C

-40 °C ~ +85 °C

-40 °C ~ +105 °C

-40 °C ~ +125 °C

for fund. frequencies ≥ 20 MHz

3rd overtone (if available)

fundamental BT-cut (if available)

taped

taped, ammo pack

insulation spacer

lead length in mm

plastic tray

Example: Q 30.0-SS2-30-30/50-FU-LF

(Suffix LF = RoHS compliant / Pb free pins)

25032019

Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:

full found under: www.jauch.com

info@jauch.com

All specifications are subject to change without notice

www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com

Recommended Resources

Manual temperature control circuit 2

MAX688, 689 typical application circuit diagram

Switching regulator circuit diagram composed of SG3524

Rectifier constant current circuit

Bilateral Current Source

Power audio oscillator

【AT-START-F403A Review】+RTC Test Verification: [i=s]This post was last edited by jinglixixi on 2020-9-29 19:46[/i]I originally planned to configure a display screen for the development board. With a display window, it would be easier to output inf...; jinglixixi Domestic Chip Exchange

【CH579M-R1】Unboxing and setup environment: I received the joy of passing the review over the weekend, and I got this joy on Wednesday, so I’d like to show it off first.The development board is very simple, with only a CH579 chip, an Ethernet p...; yangjiaxu Domestic Chip Exchange

Dial design based on lvgl: (1) Main function part : int main(void) {delay_init();LCD_Init();uart_initwBaudRate(115200);TIM_Int_Init(999,71);//tp_dev.init(); //Touch screen initializationlv_init(); //lvgl system initializationlv...; Neil-slice XuanTie RISC-V Activity Zone

Soldering example of SMA coaxial connector to PCB board: Author: Mr. Huang Gang of Yibo Technology Expressway【Abstract】 In everyone's impression, do SI engineers just sit in front of computers and model all day? Mr. Gaosuo wants to subvert your perception. ...; yvonneGan PCB Design

100% duty design of buck chip: [i=s]This post was last edited by qwqwqw2088 on 2022-3-7 16:43[/i]Problem description:When customers select buck chips, it is often difficult to choose because the output voltage may be close to the i...; qwqwqw2088 Power technology

Image Processing Based on FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components