RKL9BD561G datasheet, PDF - EEWORLD Datasheet

RKL9BD561G: DescriptionArray/Network Resistor, Bussed, Metal Glaze/thick Film, 0.125W, 560ohm, 100V, 2% +/-Tol, 200ppm/Cel, Through Hole Mount, SIP-10, ROHS COMPLIANT; CategoryPassive components The resistor; File Size642KB，4 Pages; ManufacturerKOA; Environmental Compliance

Download Datasheet Parametric View All

RKL9BD561G Overview

Array/Network Resistor, Bussed, Metal Glaze/thick Film, 0.125W, 560ohm, 100V, 2% +/-Tol, 200ppm/Cel, Through Hole Mount, SIP-10, ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	8188630221
package instruction	SIP-10, ROHS COMPLIANT
Reach Compliance Code	compliant
Country Of Origin	Japan
ECCN code	EAR99
YTEOL	7.25
structure	Rectangular
Component power consumption	0.125 W
The first element resistor	560 Ω
JESD-609 code	e1
Lead length	3.3 mm
Installation features	THROUGH HOLE MOUNT
Network Type	BUSSED
Number of components	9
Number of functions	1
Number of terminals	10
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	5.08 mm
Package length	25.4 mm
Package shape	RECTANGULAR PACKAGE
Package form	SIP
Package width	2.5 mm
method of packing	BULK
Rated temperature	70 °C
resistance	560 Ω
Resistor type	ARRAY/NETWORK RESISTOR
Second/last element resistor	560 Ω
surface mount	NO
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	200 ppm/°C
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal shape	FLAT
Tolerance	2%
Operating Voltage	100 V

[ESP32-S2-Kaluga-1 Review] 5. Use LGVL to create a low-level interface?: I updated the IDF and found that the USB interface has changed a lot. Fortunately, I managed to get it connected in time. I don’t know why, but I just use it....; RCSN Domestic Chip Exchange

Kill TPS54340: The price of TPS54340 has risen from 3.5 to 15 yuan. Now 431 is used as the reference and loop, 5 BJTs are used for PWM+DRV, and NMOS is promoted. The replacement cost is 1.2 yuan. The efficiency is e...; PowerAnts Power technology

Why is the voltage ringing spike of MOSFET different in boost and buck mode?: For bidirectional DC converters, some tubes have large voltage ringing spikes when boosting, but the voltage is much improved when stepping down, and the opposite is true for some tubes. In addition t...; squareshawn PCB Design

The circuit for discharging the PFC output capacitor is shown in Figure 2.: I would like to ask how to calculate the resistance value and choose the model of the resistor? I only know that this should use the RC discharge curve to calculate the resistance value and power? I d...; 西里古1992 Analog electronics

Basic syntax of Verilog HDL: Verilog HDL is a language used for digital logic circuit design. The circuit design described by Verilog HDL is the Verilog HDL model of the circuit. Verilog HDL is both a behavioral description langu...; 小柳叶 FPGA/CPLD

Found a method to import Altium Designer into SIwave: Anyone who has used SIwave knows that the software does not support direct import from Altium and needs to be converted to anf, but exporting from Altium to anf is very troublesome. Today I found a si...; shzhbchina PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components