DFP1612363JD05 datasheet, PDF - EEWORLD Datasheet

DFP1612363JD05: DescriptionArray/Network Resistor, Bussed, Metal Glaze/thick Film, 0.15W, 36000ohm, 75V, 5% +/-Tol, -100,100ppm/Cel, 3827,; CategoryPassive components The resistor; File Size99KB，3 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

DFP1612363JD05 Overview

Array/Network Resistor, Bussed, Metal Glaze/thick Film, 0.15W, 36000ohm, 75V, 5% +/-Tol, -100,100ppm/Cel, 3827,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	968574494
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	8.1
structure	Flatpack
Lead length	6.35 mm
lead spacing	1.27 mm
Network Type	Bussed
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	1.65 mm
Package length	9.525 mm
Package form	SMT
Package width	6.73 mm
method of packing	Tube
Rated power dissipation(P)	0.15 W
resistance	36000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	DFP
size code	3827
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	100 ppm/°C
Tolerance	5%
Operating Voltage	75 V

In a superheterodyne receiver, after selecting the frequency of the signal, how does the receiver know what the frequency is in Hz?: The information about superheterodyne says: The typical application of the superheterodyne principle is the superheterodyne receiver . The signal received from the antenna is amplified by a high-frequ...; 深圳小花 MCU

Review summary: Free review: AI development board based on Allwinner R329 chip: Activity details: [Free evaluation: AI development board based on Allwinner R329 chip]Updated to 2021-10-14Evaluation report summary:@tobotUsing R329 to identify QR codesInitial understanding of R329 ...; EEWORLD社区 Special Edition for Assessment Centres

Selected FPGA tutorials: [font=微软雅黑][size=3][b]FPGA introductory tutorial collection[/b][/size][/font] [font=微软雅黑][size=3] [/size][/font] [font=微软雅黑][size=3]Altera FPGA design skills improvement training (Zhixin Technology): ...; EE大学堂 Training Edition

Purgatory Legend-RAM War: Purgatory Legend-RAM War...; 雷北城 EE_FPGA Learning Park

Computer Organization and Design: Hardware-Software Interface (RISC-V Edition): This book, co-authored by 2017 Turing Award winners Patterson and Hennessy, is a classic book in the field of computer architecture, emphasizing hardware-software co-design and its impact on performan...; arui1999 Download Centre

Please tell me how the following two circuit diagrams work: [i=s] This post was last edited by 空恋lz on 2019-3-14 21:10 [/i] How does Figure 1 convert the pwm signal into a voltage signal? What is the calculation process of Figure 2? How does voltage convert to...; 空恋lz Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components