EEWORLDEEWORLDEEWORLD

Part Number

Search

MO2021ME5-CRG-25S0-0120238999D

Description
LVCMOS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size858KB,12 Pages
ManufacturerDaishinku Corp.
Websitehttp://www.kds.info/
Environmental Compliance
Download Datasheet Parametric View All

MO2021ME5-CRG-25S0-0120238999D Overview

LVCMOS Output Clock Oscillator,

MO2021ME5-CRG-25S0-0120238999D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7202692643
Reach Compliance Codeunknown
YTEOL6.7
Other featuresSTANDBY; ENABLE/DISABLE FUNCTION; LVTTL COMPATIBLE OUTPUT ALSO AVAILABLE; TR
maximum descent time2 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Number of terminals5
Nominal operating frequency120.238999 MHz
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Oscillator typeLVCMOS
Output load15 pF
physical size3.05mm x 1.75mm x 1.45mm
longest rise time2 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
MO2021
High Frequency, -55°C to +125°C One-output Clock Generator
Features
Applications
Ruggedized equipment in harsh operating environment
Frequencies between 119.342001 MHz to 137 MHz accurate to 6
decimal places
Operating temperature from -55°C to +125°C
Supply voltage of +1.8V or +2.5V to +3.3V
Excellent total frequency stability as low as ±20 ppm
Low power consumption of +4.9 mA typical at 125 MHz, +1.8V
LVCMOS/LVTTL compatible output
5-pin SOT23-5 package: 2.9mm x 2.8mm
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Electrical Specifications
Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values
are at +25°C and nominal supply voltage.
Parameters
Output Frequency Range
Symbol
f
Min.
119.342001
-20
Frequency Stability
F_stab
-25
-30
-50
Operating Temperature Range
T_use
-55
+1.62
+2.25
Supply Voltage
Vdd
+2.52
+2.7
+2.97
+2.25
Current Consumption
Idd
OE Disable Current
I_od
Standby Current
I_std
Typ.
+1.8
+2.5
+2.8
+3.0
+3.3
+6.2
+5.4
+4.9
+2.6
+1.4
+0.6
1.0
1.3
1.0
Max.
137
+20
+25
+30
+50
+125
+1.98
+2.75
+3.08
+3.3
+3.63
+3.63
+8.0
+7.0
+6.0
+4.7
+4.5
+8.5
+5.5
+4.0
Unit
MHz
ppm
ppm
ppm
ppm
°C
V
V
V
V
V
V
mA
mA
mA
mA
mA
μA
μA
μA
No load condition, f = 125 MHz, Vdd = +2.8V, +3.0V or +3.3V
No load condition, f = 125 MHz, Vdd = +2.5V
No load condition, f = 125 MHz, Vdd = +1.8V
Vdd = +2.5V to +3.3V, OE = Low, Output in high Z state.
Vdd = +1.8V, OE = Low, Output in high Z state.
Vdd = +2.8V to +3.3V,
ST
= Low, Output is weakly pulled down
Vdd = +2.5V,
ST
= Low, Output is weakly pulled down
Vdd = +1.8V,
ST
= Low, Output is weakly pulled down
All Vdds
Vdd = +2.5V, +2.8V, +3.0V or +3.3V, 20% - 80%
Vdd =+1.8V, 20% - 80%
Vdd = +2.25V - +3.63V, 20% - 80%
IOH = -4.0 mA (Vdd = +3.0V or +3.3V)
IOH = -3.0 mA (Vdd = +2.8V or +2.5V)
IOH = -2.0 mA (Vdd = +1.8V)
IOL = +4.0 mA (Vdd = +3.0V or +3.3V)
IOL = +3.0 mA (Vdd = +2.8V or +2.5V)
IOL = +2.0 mA (Vdd = +1.8V)
Inclusive of Initial tolerance at +25°C, 1st year aging at +25°C,
and variations over operating temperature, rated power supply
voltage and load (15 pF ± 10%).
Condition
Refer to
Table 14
for the exact list of supported frequencies
Frequency Range
Frequency Stability and Aging
Operating Temperature Range
Supply Voltage and Current Consumption
LVCMOS Output Characteristics
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
45
Output High Voltage
VOH
90%
55
2.0
2.5
3.0
%
ns
ns
ns
Vdd
Output Low Voltage
VOL
10%
Vdd
Daishinku Corp.
Rev. 1.01
1389 Shinzaike, Hiraoka-cho, Kakogawa, Hyogo 675-0194 Japan
+81-79-426-3211
www.kds.info
Revised September 29, 2015
A complete guide to visiting exhibitions | 11.6-8 Shenzhen Annual Chip×Packaging and Testing×Embedded Exhibition is finally here!
ELEXCON 2022Shenzhen International Electronics Fair and Embedded Systems Exhibition The 6th China System-Level Packaging Conference and Exhibition On the basis of doing our utmost to prevent and contr...
eric_wang Integrated technical exchanges
netgen -ofmt verilog -sim ramtest.ngc ramtest_synthesis.v under ISE
I am surrounded by VIVADO developers, but I don’t have an ISE environment, so the download is too slow; I need to convert NGC files into files that can be simulated in modelsim under ISE environment. ...
pinky66 EE_FPGA Learning Park
How is the storage period of components calculated?
Let's first use the following figure to understand the classification of components :Definition of storage period of components: Storage period ts : The time components are stored under certain enviro...
Jacktang Analogue and Mixed Signal
Let me show you how to calculate a current transformer!
We will design a current transformer. Using a current transformer can reduce the loss when measuring the primary current of the converter. For example, in a high-power switching power supply, the curr...
灞波儿奔 Analogue and Mixed Signal
UHF Duplexer
UHF Duplexer The motivation here is to save money on installing cables in the home.When built, my house had a coaxial cable installed from the attic to the lounge, carefully hidden in the cavity wall....
btty038 RF/Wirelessly
How to assign initial values to a continuous RAM range in C2000 chip
When developing a program, we often hope that some global variables have the desired initial values when they are used. We usually use the following two methods to implement the initial value assignme...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号