IDT71V3557S80PFI8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V3557S80PFI8

Preview

IDT71V3557S80PFI8: DescriptionIC sram 4.5mbit 8ns 100tqfp; Categorystorage; File Size997KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V3557S80PFI8 Overview

IC sram 4.5mbit 8ns 100tqfp

Preview

Download Datasheet

View All

128K x 36, 256K x 18,

3.3V Synchronous ZBT™ SRAMs

3.3V I/O, Burst Counter,

Flow-Through Outputs

IDT71V3557S

IDT71V3559S

IDT71V3557SA

IDT71V3559SA

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 100 MHz

(7.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates

the need to control

Single R/W (READ/WRITE) control pin

4-word burst capability (Interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V (±5%) I/O Supply (V

DDQ

)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array (fBGA)

Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are

designed to eliminate dead bus cycles when turning the bus around

between reads and writes, or writes and reads. Thus they have been

given the name ZBT

, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and on the next clock cycle the associated data cycle occurs, be

it read or write.

The IDT71V3557/59 contain address, data-in and control signal

registers. The outputs are flow-through (no output data register). Output

enable is the only asynchronous signal and can be used to disable the

outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3557/59

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three is not asserted

when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will

be completed. The data bus will tri-state one cycle after chip is de-

selected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst

mode, the IDT71V3557/59 can provide four cycles of data for a single

address presented to the SRAM. The order of the burst sequence is

defined by the

LBO

input pin. The

LBO

pin selects between linear and

interleaved burst sequence. The ADV/LD signal is used to load a new

external address (ADV/LD = LOW) or increment the internal burst counter

(ADV/LD = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5282 tbl 01

Pin Description Summary

-A

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

, CE

CEN

CLK

ADV/

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

DECEMBER 2005

DSC-5282/08

Recommended Resources

Interface circuit between thyristor and TWH7851 switch integrated circuit

Zero trigger integrated circuit temperature control circuit onea

The power circuit adopts a specially designed touch switch

Photoelectric counter and application circuit diagram

6OXT(1.0) computer motherboard circuit diagram_10

High fidelity amplifier circuit

How to copy the files used in the compiler and IDE installation directory to the project folder when creating a new CCS project: When creating a new project in CCS, can I choose to copy the library files used in the CCS installation directory and the compiler installation directory used in this project to the project file? Some...; DX_E2 Microcontroller MCU

【NUCLEO-L552ZE Review】1. Unboxing: [i=s]This post was last edited by lxdiyi on 2020-12-15 14:20[/i]First of all, I would like to thank the administrator nmg of EEWORLD for tracking the progress in multiple activities and reminding me n...; lxdiyi stm32/stm8

MicroPython Hands-on (17) - Touch pins on the control board: [i=s]This post was last edited by eagle8 on 2020-4-24 11:43[/i]1. Touch switchIt is an emerging product with the development and progress of science and technology. It generally refers to a control sw...; eagler8 MicroPython Open Source section

Why do COG capacitors with larger package sizes have better frequency characteristics than those with smaller package sizes?: [i=s]This post was last edited by xiaxingxing on 2020-5-13 09:18[/i]As the title says, I don’t understand the content in the red box in the picture: Aren't the inductance (ESL) parameters of capacitor...; xiaxingxing Analog electronics

Development History and Trends of Passive Radar: 1. Discussion on the name of passive radar Passive radar refers to a radar that has no radiation source. It detects targets by using the echoes formed by existing radio waves in space and irradiating ...; btty038 RF/Wirelessly

ESP32-S2 development pitfalls (5) -- Using USB-CDC to simulate touch cursor control littlevgl: When I was using littlevgl, I felt uncomfortable without touch control, but most of the screens below 3.5 inches are resistive touch screens, so I thought that esp32s2 has USB and can simulate touch s...; RCSN DIY/Open Source Hardware

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components