DS1020S-50 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DS1020S-50

DS1020S-50: DescriptionSILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16; Categorylogic logic; File Size937KB，13 Pages; ManufacturerRochester Electronics; Websitehttps://www.rocelec.com/

Download Datasheet Parametric Compare View All

DS1020S-50 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS1020S-50	-	-	View	Buy Now

DS1020S-50 Overview

SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16

DS1020S-50 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Rochester Electronics
Parts packaging code	SOIC
package instruction	SOP,
Contacts	16
Reach Compliance Code	unknown
Other features	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT
series	CMOS
Input frequency maximum value (fmax)	3.63636 MHz
JESD-30 code	R-PDSO-G16
JESD-609 code	e0
length	10.3 mm
Logic integrated circuit type	SILICON DELAY LINE
Humidity sensitivity level	1
Number of functions	1
Number of taps/steps	255
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	245
programmable delay line	YES
Certification status	COMMERCIAL
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	137.5 ns
width	7.5 mm
Base Number Matches	1

Preview

Download Datasheet

View All

D ts e t

aa h e

R c e t r lc r nc

o h se Ee to is

Ma u a t r dCo o e t

n fc u e

mp n n s

R c e tr b a d d c mp n ns ae

o h se rn e

o oet r

ma ua trd u ig ete dewaes

n fcue sn i r i/ fr

p rh s d f m te oiia s p l r

uc a e r

o h r n l u pi s

o R c e tr waes rce td f m

r o h se

fr e rae r

te oiia I. Al rce t n ae

r nl P

l e rai s r

d n wi tea p o a o teOC

o e t h p rv l f h

P r aetse u igoiia fcoy

at r e td sn r n la tr

ts p o rmso R c e tr e eo e

e t rga

r o h se d v lp d

ts s lt n t g aa te p o u t

e t oui s o u rne

rd c

me t o e c e teOC d t s e t

es r x e d h

M aa h e.

Qu l yOv riw

e ve

• IO- 0 1

S 90

•A 92 cr ct n

S 1 0 et ai

• Qu l e Ma ua trr Ls (

ai d

n fcues it QML MI- R -

) LP F

385

•C a sQ Mitr

lay

•C a sVS a eL v l

p c ee

• Qu l e S p l r Ls o D sr uos( L )

ai d u pi s it f it b tr QS D

•R c e trsacic l u pir oD A a d

o h se i

r ia s p l t L n

me t aln u t a dD A sa d r s

es lid sr n L tn ad .

R c e tr lcrnc , L i c mmi e t

o h se Ee t is L C s o

tdo

s p ligp o u t ta s t f c so r x e t-

u pyn rd cs h t ai y u tme e p ca

t n fr u lya daee u loto eoiial

i s o q ai n r q a t h s r n l

s p l db id sr ma ua trr.

u pi

e yn ut

y n fcues

T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e

h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c

a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n

n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -

isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -

c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a

t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g

i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu r xmu ai s

ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig

y e a e n rd c c aa tr t , e in smuai , r a l e t .

z o

0 3 ohs E cr i , L . lRg s eevd 7 1 0 3

e e oc

T l r m r, l s v iw wrcl . m

o e n oe p ae it w . e c o

o ec

DS1020

PARALLEL MODE (S=1)

In the PARALLEL programming mode, the output of the DS1020 will reproduce the logic state of the

input after a delay determined by the state of the eight program input pins P0 - P7. The parallel inputs can

be programmed using DC levels or computer-generated data. For infrequent modification of the delay

value, jumpers may be used to connect the input pins to V

and ground. For applications requiring

frequent timing adjustment, DIP switches should be used. The enable pin (E) must be at a logic 1 in

hardwired implementations.

Maximum flexibility is obtained when the eight parallel programming bits are set using computer-

generated data. When the data setup (t

DSE

) and data hold (t

DHE

) requirements are observed, the enable pin

can be used to latch data supplied on an 8-bit bus. Enable must be held at a logic 1 if it is not used to latch

the data. After each change in delay value, a settling time (t

EDV

or t

PDV

) is required before input logic

levels are accurately delayed.

Since the DS1020 is a CMOS design, unused input pins (D and C) must be connected to well-defined

logic levels; they must not be allowed to float.

SERIAL MODE (S = 0)

In the SERIAL programming mode, the output of the DS1020 will reproduce the logic state of the input

after a delay time determined by an 8-bit value clocked into serial port D. While observing data setup

DSC

) and data hold (t

DHC

) requirements, timing data is loaded in MSB-to-LSB order by the rising edge of

the serial clock (C). The enable pin (E) must be at a logic 1 to load or read the internal 8-bit input register,

during which time the delay is determined by the last value activated. Data transfer ends and the new

delay value is activated when enable (E) returns to a logic 0. After each change, a settling time (t

EDV

) is

required before the delay is accurate.

As timing values are shifted into the serial data input (D), the previous contents of the 8-bit input register

are shifted out of the serial output pin (Q) in MSB-to-LSB order. By connecting the serial output of one

DS1020 to the serial input of a second DS1020, multiple devices can be daisy-chained (cascaded) for

programming purposes (Figure 3). The total number of serial bits must be eight times the number of units

daisy-chained and each group of 8 bits must be sent in MSB-to-LSB order.

Applications can read the setting of the DS1020 delay line by connecting the serial output pin (Q) to the

serial input (D) through a resistor with a value of 1k to 10k ohms (Figure 2). Since the read process is

destructive, the resistor restores the value read and provides isolation when writing to the device. The

resistor must connect the serial output (Q) of the last device to the serial input (D) of the first device of a

daisy-chain (Figure 3). For serial readout with automatic restoration through a resistor, the device used to

write serial data must go to a high impedance state.

To initiate a serial read, enable (E) is taken to a logic 1 while serial clock (C) is at a logic 0. After a

waiting time (t

EQV

), bit 7 (MSB) appears on the serial output (Q). On the first rising (0

→

1) transition of

the serial clock (C), bit 7 (MSB) is rewritten and bit 6 appears on the output after a time t

CQV

. To restore

the input register to its original state, this clocking process must be repeated 8 times. In the case of a

daisy-chain, the process must be repeated 8 times per package. If the value read is restored before enable

(E) is returned to logic 0, no settling time (t

EDV

) is required and the programmed delay remains

unchanged.

Since the DS1020 is a CMOS design, unused input pins (P1 - P7) must be connected to well-defined logic

levels; they must not be allowed to float. Serial output Q/P0 should be allowed to float if unused.

2 of 9

DS1020S-50 Related Products

	DS1020S-50	DS1020S-15	DS1020S-25	DS1020-50	DS1020S-50+	DS1020-15	DS1020-25	DS1020-200
Description	SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16	SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16	SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16	SILICON DELAY LINE, TRUE OUTPUT, PDIP16, 0.300 INCH, PLASTIC, MS-001AA, DIP-16	SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, ROHS COMPLIANT, SOIC-16	SILICON DELAY LINE, TRUE OUTPUT, PDIP16, 0.300 INCH, PLASTIC, MS-001AA, DIP-16	SILICON DELAY LINE, TRUE OUTPUT, PDIP16, 0.300 INCH, PLASTIC, MS-001AA, DIP-16	SILICON DELAY LINE, TRUE OUTPUT, PDIP16, 0.300 INCH, PLASTIC, MS-001AA, DIP-16
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Lead free	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	conform to	incompatible	incompatible	incompatible
Maker	Rochester Electronics	Rochester Electronics	Rochester Electronics	Rochester Electronics	Rochester Electronics	Rochester Electronics	Rochester Electronics	Rochester Electronics
Parts packaging code	SOIC	SOIC	SOIC	DIP	SOIC	DIP	DIP	DIP
package instruction	SOP,	SOP,	SOP,	DIP,	SOP,	DIP,	DIP,	DIP,
Contacts	16	16	16	16	16	16	16	16
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
Other features	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT	PROGRAMMABLE USING 3-WIRE SERIAL PORT OR 8-BIT PARALLEL PORT
series	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Input frequency maximum value (fmax)	3.63636 MHz	10.3627 MHz	6.77966 MHz	3.63636 MHz	3.63636 MHz	10.3627 MHz	6.77966 MHz	0.961538 MHz
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDIP-T16	R-PDSO-G16	R-PDIP-T16	R-PDIP-T16	R-PDIP-T16
JESD-609 code	e0	e0	e0	e0	e3	e0	e0	e0
length	10.3 mm	10.3 mm	10.3 mm	19.175 mm	10.3 mm	19.175 mm	19.175 mm	19.175 mm
Logic integrated circuit type	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE	SILICON DELAY LINE
Humidity sensitivity level	1	1	1	1	NOT SPECIFIED	1	1	1
Number of functions	1	1	1	1	1	1	1	1
Number of taps/steps	255	255	255	255	255	255	255	255
Number of terminals	16	16	16	16	16	16	16	16
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	DIP	SOP	DIP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	245	245	245	240	260	240	240	240
programmable delay line	YES	YES	YES	YES	YES	YES	YES	YES
Certification status	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Maximum seat height	2.65 mm	2.65 mm	2.65 mm	4.572 mm	2.65 mm	4.572 mm	4.572 mm	4.572 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	NO	YES	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	MATTE TIN	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	GULL WING	GULL WING	GULL WING	THROUGH-HOLE	GULL WING	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	20	NOT SPECIFIED	20	20	20
Total delay nominal (td)	137.5 ns	48.25 ns	73.75 ns	137.5 ns	137.5 ns	48.25 ns	73.75 ns	520 ns
width	7.5 mm	7.5 mm	7.5 mm	7.62 mm	7.5 mm	7.62 mm	7.62 mm	7.62 mm
Base Number Matches	1	1	1	1	1	-	-	-

Recommended Resources

Three-phase commutatorless motor circuit composed of dedicated IC

Longhua brand DL-03 rechargeable emergency light circuit diagram

Wanbao DZ-20A electronic stew circuit diagram

Sanyo MGP22 pocket player circuit

Metal detector circuit using phase locked loop IC

Audio control and soft-switching amplifiers

【LuatOS-ESP32】Download tool——Luatoose installation and use: 【LuatOS-ESP32】Development environment construction - Domestic chip exchange - Electronic Engineering World - Forum (eeworld.com.cn) 【LuatOS-ESP32】Create a new hello world project - Domestic chip excha...; lugl4313820 Domestic Chip Exchange

[ST60 short-distance evaluation] Part 1: First release on the Internet! Detailed evaluation!: 1. Introduction I have been studying ST60 for a while. ST's tour also demonstrated the functions of ST60. I was attracted by this technology. I was very happy to be able to get in touch with it at EEW...; w494143467 RF/Wirelessly

How reliable is Dupont wire???: [i=s]This post was last edited by lingking on 2019-5-6 09:13[/i] Some time ago, I used my STM32 development board to do an experiment to read BMP image files and display them on LCD. The effect was pr...; lingking Integrated technical exchanges

Q and D values of capacitors: When working with RF, we pay special attention to the Q value when selecting inductors and capacitors. So what is the Q value? What does the Q value mean and why is it important? Quality factor Q: A q...; Jacktang Analogue and Mixed Signal

TI CC3200 WIFI Training Development Kit——by light-s: @ light-s TI CC3200 WIFI Training Development Kit (OURS-SDK-WFB) IAR for ARM7.8 Debugging 1————Data Preparation TI CC3200 WIFI Training Development Kit (OURS-SDK-WFB Debug 2 - Familiarity with IAR for...; okhxyyo Special Edition for Assessment Centres

HDMI to MIPI universal driver horizontal screen 1080P HD PC Raspberry Pi projector set-top box PS4 camera sub-screen side-transparent monitor TF card: Universal HDMI driver board, with super compatibility for HDMI signal device input, built-in speakers, headphones, TF card functions, is a new function driver board kit, suitable for projectors, PS4/P...; Jasse3 Buy&Sell

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components