SIT3521AI-2C13021X340.000000Y datasheet, PDF

SIT3521AI-2C13021X340.000000Y: DescriptionLVDS Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN; CategoryPassive components oscillator; File Size1MB，45 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT3521AI-2C13021X340.000000Y Overview

LVDS Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145145018208
package instruction	LCC10,.12X.2,50/40
Reach Compliance Code	unknown
Country Of Origin	Malaysia, Taiwan, Thailand
YTEOL	6.88
Other features	ENABLE/DISABLE FUNCTION
maximum descent time	0.47 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	10
Nominal operating frequency	340 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	100 OHM
Encapsulate equivalent code	LCC10,.12X.2,50/40
physical size	5.0mm x 3.2mm x 0.9mm
longest rise time	0.47 ns
Maximum supply voltage	3.3 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

【Fake EETALK】How is your JLINK?: In the past, when using V8, the firmware would drop from time to time, and JLINK would be accidentally burned occasionally. I am sure everyone has experienced this.So, today in the age of V9 and V10, ...; 辛昕 MCU

[Home smart lighting control and indoor environment monitoring system]--3. Familiar with RSL10 development environment: [i=s]This post was last edited by a media student on 2021-5-5 23:24[/i]Follow the "RSL10 GETTING STARTED GUIDE" step by step to complete the RSL10 development environment setup. 1. Preparation It is r...; 传媒学子 onsemi and Avnet IoT Innovation Design Competition

Impression of domestic FPGA Anlu: Some time ago, I saw that Huawei, an international giant, was using domestic FPGAs, and Anlu happened to be one of the suppliers. In the past few days, I saw the trial of Anlu FPGA, and I learned more...; bigbat FPGA/CPLD

Python Tinker Study Notes (Part 2): [i=s]This post was last edited by Changjianze1 on 2019-2-20 13:23[/i] [b][color=#5E7384]This content was originally created by EEWORLD forum netizen [size=3]Changjianze1[/size]. If you need to reprint...; 常见泽1 MicroPython Open Source section

RS485 communication wiring question: Is it feasible to use one RS485 switchboard to control 6 inverters (A~F)?(I) If it is feasible, how should it be connected? Which method is it? (I think it is 1)1. The switchboard is connected to A, A...; hau30729 Analog electronics

Electronic screen character display Electronic screen character display: Electronic screen character display; The four display character data tables are in units 50H-6FH. The characters use 8*8 dot matrix. R4 (30H) is used;Control the time of displaying the static word, R5...; fighting MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components