TC74VHCT240,244AF/AFW/AFT/AFK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC74VHCT240AF,TC74VHCT240AFW,TC74VHCT240AFT,TC74VHCT240AFK
TC74VHCT244AF,TC74VHCT244AFW,TC74VHCT244AFT,TC74VHCT244AFK
Octal Bus Buffer
TC74VHCT240AF/AFW/AFT/AFK
Inverted, 3-State Outputs
TC74VHCT244AF/AFW/AFT/AFK
Non-Inverted, 3-State Outputs
The TC74VHCT240A and 244A are advanced high speed
CMOS OCTAL BUS BUFFFERs fabricated with silicon gate
C
2
MOS technology. They achieve the high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining
the CMOS low power dissipation.
The TC74VHCT240A is an inverting 3-state buffer having two
active-low output enables. The TC74VHCT244A is a
non-inverting 3-state buffer, and has two active-low output
enables.
These devices are designed to be used with 3-state memory
address drivers, etc.
The input voltage are compatible with TTL output voltage.
These devices may be used as a level converter for interfacing
3.3 V to 5 V system.
Input protection and output circuit ensure that 0 to 5.5 V can
be applied to the input and output
(Note)
pins without regard to
the supply voltage. These structure prevents device destruction
due to mismatched supply and input/output voltages such as
battery back up, hot board insertion, etc.
Note:
Output in off-state
Note: xxxFW (JEDEC SOP) is not available in
Japan.
TC74VHCT240AF, TC74VHCT244AF
TC74VHCT240AFW, TC74VHCT244AFW
Features
•
•
•
•
•
•
•
High speed: t
pd
=
6.1 ns (typ.) at V
CC
=
5 V
Low power dissipation: I
CC
=
4
µA
(max) at Ta = 25°C
Compatible with TTL outputs: V
IL
=
0.8 V (max)
V
IH
=
2.0 V (min)
Power down protection is provided on all inputs and outputs
Balanced propagation delays: t
pLH
∼
t
pHL
−
Low noise: V
OLP
=
1.0 V (max)
Pin and function compatible with the 74 series
(74AC/HC/F/ALS/LS etc.) 240/244 type.
TC74VHCT240AFT, TC74VHCT244AFT
TC74VHCT240AFK, TC74VHCT244AFK
Weight
SOP20-P-300-1.27A
SOP20-P-300-1.27
SOL20-P-300-1.27
TSSOP20-P-0044-0.65A
VSSOP20-P-0030-0.50
: 0.22 g (typ.)
: 0.22 g (typ.)
: 0.46 g (typ.)
: 0.08 g (typ.)
: 0.03 g (typ.)
1
2006-06-01
TC74VHCT240,244AF/AFW/AFT/AFK
Absolute Maximum Ratings (Note 1)
Characteristics
Supply voltage range
DC input voltage
DC output voltage
Input diode current
Output diode current
DC output current
DC V
CC
/ground current
Power dissipation
Storage temperature
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
P
D
T
stg
Rating
Unit
V
V
(Note 2)
V
(Note 3)
mA
(Note 4)
mA
mA
mA
mW
°C
−
0.5 to 7.0
−
0.5 to 7.0
−
0.5 to 7.0
−
0.5 to V
CC
+
0.5
−
20
±
20
±
25
±
75
180
−
65 to 150
Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or
even destruction.
Note 2: Output in off-state
Note 3: High or low state. I
OUT
absolute maximum rating must be observed.
Note 4: V
OUT
< GND, V
OUT
> V
CC
Recommended Operating Conditions (Note 1)
Characteristics
Supply voltage
Input voltage
Output voltage
Operating temperature
Input rise and fall time
Symbol
V
CC
V
IN
V
OUT
T
opr
dt/dV
Rating
4.5 to 5.5
0 to 5.5
0 to 5.5
0 to V
CC
(Note 2)
V
(Note 3)
°C
ns/V
Unit
V
V
−
40 to 85
0 to 20
Note 1: The recommended operating conditions are required to ensure the normal operation of the device.
Unused inputs must be tied to either VCC or GND.
Note 2: Output in off-state
Note 3: High or low state
3
2006-06-01
TC74VHCT240,244AF/AFW/AFT/AFK
AC Characteristics
(input: t
r
=
t
f
=
3 ns)
Characteristics
Symbol
Test Condition
V
CC
(V)
Propagation delay
time
(TC74VHCT240A)
Propagation delay
time
(TC74VHCT244A)
3-state output enable
time
3-state output disable
time
Output to output skew
Input capacitance
Output capacitance
Power dissipation
capacitance (Note 2)
t
pLH
t
pHL
t
pLH
t
pHL
t
pZL
t
pZH
t
pLZ
t
pHZ
t
osLH
t
osHL
C
IN
C
OUT
TC74VHCT240A
C
PD
TC74VHCT244A
C
L
(pF)
15
50
Min
Ta
=
25°C
Typ.
5.6
6.1
5.4
5.9
7.7
8.2
8.8
Max
7.8
8.8
7.4
8.4
10.4
11.4
11.4
Ta
=
−
40 to 85°C
Min
1.0
1.0
1.0
1.0
1.0
1.0
1.0
Max
9.0
ns
10.0
8.5
ns
50
R
L
=
1 k
Ω
5.0
±
0.5
15
50
5.0
±
0.5
50
9.5
12.0
ns
13.0
13.0
ns
Unit
⎯
5.0
±
0.5
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
5.0
±
0.5
15
R
L
=
1 k
Ω
(Note 1) 5.0
±
0.5
50
⎯
⎯
⎯
⎯
⎯
⎯
4
9
19
18
1.0
10
⎯
⎯
⎯
⎯
⎯
1.0
10
ns
pF
pF
pF
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Note 1: Parameter guaranteed by design.
t
osLH
= |
t
pLHm
−
t
pLHn
|
, t
osHL
= |
t
pHLm
−
t
pHLn
|
Note 2: C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load.
Average operating current can be obtained by the equation:
I
CC (opr)
=
C
PD
·V
CC
·f
IN
+
I
CC
/8 (per bit)
Noise Characteristics
(input: t
r
=
t
f
=
3 ns) (Note)
Characteristics
Symbol
Test Condition
V
CC
(V)
Quiet output maximum dynamic V
OL
V
OLP
C
L
=
50 pF
C
L
=
50 pF
C
L
=
50 pF
C
L
=
50 pF
5.0
(0.9)
5.0
(1.1)
Ta
=
25°C
Typ.
0.8
Limit
1.0
V
Unit
Quiet output minimum dynamic V
OL
Minimum high level dynamic input
voltage
Maximum low level dynamic input
voltage
V
OLV
V
IHD
V
ILD
−
0.8
(
−
0.9)
−
1.0
(
−
1.1)
2.0
0.8
V
5.0
5.0
⎯
⎯
V
V
Note:
The value in ( ) only applies to JEDEC SOP (FW) devices.
5
2006-06-01