1206B102M102NB datasheet, PDF - EEWORLD Datasheet

1206B102M102NB: DescriptionCeramic Capacitor, Ceramic, 1000V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.001uF, 1206,; CategoryPassive components capacitor; File Size278KB，7 Pages; ManufacturerHitano Enterprise Corp; Environmental Compliance

Download Datasheet Parametric View All

1206B102M102NB Overview

Ceramic Capacitor, Ceramic, 1000V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.001uF, 1206,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	923348704
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	8.1
capacitance	0.001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.25 mm
length	3.2 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Bulk
positive tolerance	20%
Rated (DC) voltage (URdc)	1000 V
series	C(SIZE)X7R
size code	1206
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
width	1.6 mm

[Jihai APM32E103VET6S MINI Development Board Review] Second post PLL and system clock questions: After a quick look at the Polaris data sheet, I have some questions about the PLL clock and system clock.Simply speaking, the maximum output clock of PLL should be 96MHZThe maximum system clock is 120...; 常见泽1 Domestic Chip Exchange

Ink screen calendar based on AB32 and RT-Thread, open source: Project Background This project is one of the participating projects in the [RT-Thread x RISC-V Application Innovation Competition] Project Introduction What problem does this project solve?Traditiona...; Fillmore Real-time operating system RTOS

Transistor common emitter amplifier circuit: [i=s]This post was last edited by S3S4S5S6 on 2020-8-25 15:51[/i]The figure below is a basic triode amplifier circuit. The circuit parameters are marked in the figure. C12 is 4.7pF. The other paramete...; S3S4S5S6 Analog electronics

[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice: [i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...; Moiiiiilter Domestic Chip Exchange

28335 Clock, peripheral and register configuration: 1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...; Jacktang Microcontroller MCU

The problem of too small spacing between chip leads in AD: [i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...; yjguohua PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components