500P32N683KJ4C datasheet, PDF - EEWORLD Datasheet

500P32N683KJ4C: DescriptionCeramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.068uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P32N683KJ4C Overview

Ceramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.068uF,

Parameter Name	Attribute value
Objectid	864500372
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.3
capacitance	0.068 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	12.573 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
series	P(SMT)
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

TI Live: The latest reference solutions for video doorbells, network cameras, etc., and the core components for their implementation: Want to find the latest video doorbell and network camera solutions for reference? Or the prototype of the relevant solution has been finalized, what devices are suitable, cheap, easy to use, and what...; nmg TI Technology Forum

Continuing Openmv4, filling the pits and digging the road one: starting from the source process: [font=宋体][size=4] Well, I finally squeezed out some time. I still owe the goddess and the captain a few posts. I thought, let's make this a serial post to talk about it. [/size][/font][font=宋体][size=4...; RCSN stm32/stm8

[AD21] How to add value parameters when drawing schematic packages: As the title and picture show, when drawing a schematic package, some parameters are usually filled in. However, in AD21, it seems that the value parameter is not easy to call out and fill in. As show...; 我本将心向明月 PCB Design

Introduction to oscilloscope related terms (Part 1): Write at the beginning Learning something new always brings a lot of new professional terms. Before learning something new, having a general understanding of the relevant professional terms can help u...; Micsig麦科信 Integrated technical exchanges

Test on the impact of DAC digital bit width on background noise: The DAC 's noise floor is affected by the sampling clock, its own thermal noise, digital noise, etc. Here, we want to test the effect of digital noise on the DAC's noise floor through experiments, esp...; 鬼谷清泉 Analog electronics

Live broadcast at 10:30 this morning [Microchip Embedded Security Solutions | PolarFire SoC FPGA Secure Boot]: 【Content Introduction】 PolarFire SoC FPGAs offer secure boot out of the box. In this webinar, you will learn how to implement your own secure boot method using the secure non-volatile memory of these ...; EEWORLD社区 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components