SG-615STW32.0001MB3:PURESN datasheet, PDF

SG-615STW32.0001MB3:PURESN: DescriptionTTL Output Clock Oscillator; CategoryPassive components oscillator; File Size851KB，2 Pages; ManufacturerSeiko Epson Corporation; Environmental Compliance

Download Datasheet Parametric View All

SG-615STW32.0001MB3:PURESN Overview

TTL Output Clock Oscillator

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7085401604
Reach Compliance Code	not_compliant
Other features	STANDBY; ENABLE/DISABLE FUNCTION; TR
maximum descent time	4 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	SURFACE MOUNT
Nominal operating frequency	32.0001 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	TTL
Output load	5 TTL
physical size	14.0mm x 8.65mm x 4.7mm
longest rise time	4 ns
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	60/40 %

【Qinheng RISC-V core CH582】WeChat applet controls lighting: 【Foreword】 [Qinheng RISC-V core CH582] BLE lighting https://en.eeworld.com/bbs/thread-1195457-1-1.htmlI used E4A to make a small program for lighting a light, but that small program was a one-way cont...; lugl4313820 Domestic Chip Exchange

RF Antenna Specifications Diagram: GSM/WCDMA/TDSCDMA/LTE/5G NR frame structure,LTE：36_211_TDD_DL_FrameStructure.png5G: NR_Numerology_FrameStructure_u_0__NormalCP_38_211_01.png The meaning and physical relationship of access channels, b...; btty038 RF/Wirelessly

SWD cannot be downloaded, what is the reason? ?: JLink info: ------------ DLL: V6.30h, compiled Mar 16 2018 18:02:51 Firmware: J-Link V9 compiled Mar 2 2018 17:07:57 Hardware: V9.40 S/N: 59425868 Feature(s): RDI, GDB, FlashDL, FlashBP, JFlash, RDDI ...; wdliming stm32/stm8

Waveform selection output: I have three waveform inputs here, triangle wave, sine wave, and rectangular wave, and an external control voltage 0-10V What kind of circuit or IC can select these three waveforms and output them sep...; fangfang120 Analog electronics

Has anyone done any work on sparse matrix decomposition on FPGA?: Has anyone done sparse matrix decomposition on FPGA? I would like to ask for your advice QQ: 1105022747...; andyourself FPGA/CPLD

A rather strange op amp, take a look: I don't quite understand this op amp. There are a few things I don't quite understand. Please give me some advice:1. I don't quite understand the negative feedback. How to calculate the gain? 2. What ...; 福尔摩擦啊 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components