SIT5156AECFK230NU-60.000000T datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> SIT5156AECFK230NU-60.000000T

SIT5156AECFK230NU-60.000000T: DescriptionClipped Sine Output Oscillator, 60MHz Nom, CQFN, 10 PIN; CategoryPassive components oscillator; File Size1MB，38 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT5156AECFK230NU-60.000000T Overview

Clipped Sine Output Oscillator, 60MHz Nom, CQFN, 10 PIN

SIT5156AECFK230NU-60.000000T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145156749992
package instruction	LCC10,.12X.2,53/47/43
Reach Compliance Code	unknown
Ageing	1 PPM/FIRST YEAR
Frequency Adjustment - Mechanical	NO
frequency stability	0.5%
Installation features	SURFACE MOUNT
Number of terminals	10
Nominal operating frequency	60 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	0.8 V
Package body material	CERAMIC
Encapsulate equivalent code	LCC10,.12X.2,53/47/43
physical size	5.15mm x 3.35mm x 1.06mm
Maximum supply voltage	3.3 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES

Preview

Download Datasheet

View All

SiT5156

Description

1 MHz to 60 MHz, ±0.5 to ±2.5 ppm, Elite Platform™ Super-TCXO

Features



TCXO that is engineered for best dynamic performance. It

is ideal for high reliability telecom, wireless and networking,

industrial, precision GNSS and audio/video applications.

Leveraging SiTime’s unique DualMEMS™ temperature

sensing and TurboCompensation™ technologies, the

SiT5156 delivers the best dynamic performance for timing

stability in the presence of environmental stressors such as

air flow, temperature perturbation, vibration, shock, and

electromagnetic interference. This device also integrates

multiple on-chip regulators to filter power supply noise,

eliminating the need for a dedicated external LDO.

The SiT5156 offers three device configurations that can be

ordered using

Ordering Codes

for:

1) TCXO with non-pullable output frequency,

2) VCTCXO allowing voltage control of output

frequency, and

3) DCTCXO, enabling digital control of output frequency

using an I C interface, pullable to 5 ppt (parts per

trillion) resolution.

The SiT5156 can be factory programmed for any

combination of frequency, stability, voltage, and pull range.

Programmability enables designers to optimize clock

configurations while eliminating long lead times and

customization costs associated with quartz devices where

each frequency is custom built.

Refer to

Manufacturing Guideline

for proper reflow profile

and PCB cleaning recommendations to ensure best

performance.

The

SiT5156

is a ±0.5 ppm to ±2.5 ppm MEMS Super-



Any frequency from 1 MHz to 60 MHz in 1 Hz steps

Factory programmable options for short lead times

Best dynamic stability under airflow, thermal shock



±0.5 ppm stability across temperature



±15 ppb/

C typical

frequency slope (ΔF/ΔT)

-40°C to +105°C operating temperature

No activity dips or micro jumps

Resistant to shock, vibration and board bending

On-chip regulators eliminate the need for external LDOs

Digital frequency pulling (DCTCXO) via I C



Digital control of output frequency and pull range



Up to

±3200

ppm pull range



Frequency pull resolution down to 5 ppt

2.5V, 2.8V, 3.0V and 3.3V supply voltage

LVCMOS or clipped sinewave output

RoHS and REACH compliant

Pb-free, Halogen-free, Antimony-free

Applications



Precision GNSS systems

Microwave backhaul

Network routers and switches

Professional audio and video equipment

Storage and servers

Test and measurement

Block Diagram

5.0 mm x 3.2 mm Package Pinout

SDA / NC

OE / VC / NC

SCL / NC

GND

VDD

CLK

A0 / NC

Figure 1. SiT5156 Block Diagram

Figure 2. Pin Assignments (Top view)

(Refer to

Table 13

for Pin Descriptions)

Rev 1.05

March 28, 2020

www.sitime.com

SiT5156

1 MHz to 60 MHz, ±0.5 to ±2.5 ppm, Elite Platform™ Super-TCXO

TABLE OF CONTENTS

Description ................................................................................................................................................................................... 1

Features....................................................................................................................................................................................... 1

Applications ................................................................................................................................................................................. 1

Block Diagram ............................................................................................................................................................................. 1

5.0 mm x 3.2 mm Package Pinout ............................................................................................................................................... 1

Ordering Information .................................................................................................................................................................... 2

Electrical Characteristics.............................................................................................................................................................. 4

Device Configurations and Pin-outs ............................................................................................................................................. 9

Pin-out Top Views................................................................................................................................................................. 9

Test Circuit Diagrams for LVCMOS and Clipped Sinewave Outputs ......................................................................................... 10

Waveforms................................................................................................................................................................................. 12

Timing Diagrams ........................................................................................................................................................................ 13

Typical Performance Plots ......................................................................................................................................................... 14

Architecture Overview ................................................................................................................................................................ 16

Frequency Stability ............................................................................................................................................................. 16

Output Frequency and Format............................................................................................................................................ 16

Output Frequency Tuning ................................................................................................................................................... 16

Pin 1 Configuration (OE, VC, or NC) .................................................................................................................................. 17

Device Configurations ................................................................................................................................................................ 17

TCXO Configuration ........................................................................................................................................................... 17

VCTCXO Configuration ...................................................................................................................................................... 18

DCTCXO Configuration ...................................................................................................................................................... 19

VCTCXO-Specific Design Considerations ................................................................................................................................. 20

Linearity .............................................................................................................................................................................. 20

Control Voltage Bandwidth ................................................................................................................................................. 20

FV Characteristic Slope K

................................................................................................................................................. 20

Pull Range, Absolute Pull Range ........................................................................................................................................ 21

DCTCXO-Specific Design Considerations ................................................................................................................................. 22

Pull Range and Average Pull Range .................................................................................................................................. 22

Output Frequency ............................................................................................................................................................... 23

I C Control Registers .......................................................................................................................................................... 25

Register Descriptions.......................................................................................................................................................... 25

Register Address: 0x00. Digital Frequency Control Least Significant Word (LSW) ............................................................ 25

Register Address: 0x01. OE Control, Digital Frequency Control Most Significant Word (MSW)......................................... 26

[15]

....................................................................................... 27

Serial Interface Configuration Description .......................................................................................................................... 28

Serial Signal Format ........................................................................................................................................................... 28

Parallel Signal Format ........................................................................................................................................................ 29

Parallel Data Format ........................................................................................................................................................... 29

I C Timing Specification ...................................................................................................................................................... 31

I C Device Address Modes ................................................................................................................................................. 32

Schematic Example ............................................................................................................................................................ 33

Dimensions and Patterns ........................................................................................................................................................... 34

Layout Guidelines ...................................................................................................................................................................... 35

Manufacturing Guidelines .......................................................................................................................................................... 35

Additional Information ................................................................................................................................................................ 36

Revision History ......................................................................................................................................................................... 37

Rev 1.05

Page 3 of 38

www.sitime.com

Recommended Resources

Comparator circuit diagram suitable for headphone detection

One of the circuits to prevent reverse polarity of DC power supply

lm358 alkaline battery charger circuit diagram

Fluid level control circuit diagram

Senlan SB20T inverter three-phase basic wiring

Anbaolu AA-18 computerized barbecue microwave oven circuit diagram

The most comprehensive answers to common questions about electric vehicle charging!: 1: Can I turn on the air conditioner while charging? 1. Yes, some vehicles require you to turn off the system before charging. You can use the air conditioning after starting the vehicle after chargin...; 禾川芯 Automotive Electronics

This may be a solution to the error in connecting the STM32 VCP host computer to the serial port: This problem has troubled me for several days. When using the USB HS CDC of the STM32 microcontroller, the following prompt often appears when using the serial port assistant or other serial port soft...; littleshrimp stm32/stm8

[Discussion] Which expert can briefly explain the uniformity in lighting design?: I have been reading some knowledge related to optics recently, but I am still a layman.What is the principle of the light diffuser?...; 吾妻思萌 Discrete Device

Limitations of Flash_API for C2000 Series (28335) DSP: [size=4]The API can:[/size] [size=4]1. Can run in static internal SARAM[/size] [size=4]2. Configure the correct CPU frequency[/size] [size=4]3. Integrate the API into the application according to the ...; Jacktang Microcontroller MCU

Because Apple didn’t provide a charger, college students from two places teamed up to sue Apple!: Source: People's Daily WeChat October 26 Related topics for "Law student sues Apple" Hot search Attracting attention from netizens　　Fang, a law student at Beijing University of Chemical Technology, bo...; eric_wang Talking

EEWORLD University - Power stage protection, current sensing, efficiency analysis and related TI designs: Power stage protection, current sensing, efficiency analysis and related TI designs : https://training.eeworld.com.cn/course/4993...; wanglan123 Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components