FM2DR12P2179MLF datasheet, PDF

FM2DR12P2179MLF: DescriptionCable Assembly,; CategoryThe connector Connector bracket; File Size497KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

FM2DR12P2179MLF Overview

Cable Assembly,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7153664014
Reach Compliance Code	compliant
YTEOL	8.25
ConnectorSide1	FC
ConnectorSide2	SC
Connector bracket type	CABLE ASSEMBLY
Jacket material	POLYVINYL CHLORIDE
length	79 mm
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
shield	NO
Wire and Cable Names	COMMUNICATION CABLE

Core materials for high frequency magnetic components: Core materials for high frequency magnetic components...; zbz0529 Test/Measurement

msp430 LCD driver module: 1. Power saving (because the liquid crystal itself does not emit light, the power consumption is low) 2. Can only be driven by low-frequency AC voltage, DC will damage the LCD 3. Types: segment LCD, c...; 火辣西米秀 Microcontroller MCU

EEWORLD University Hall----Combining buck-boost topology and USB Type C? Power Delivery to achieve maximum power density: Combining buck-boost topology with USB Type C? Power Delivery to achieve maximum power density : https://training.eeworld.com.cn/course/27353...; hi5 Talking

Application of XML Technology in Embedded Systems: Firstly, the XML standard and its technical characteristics are introduced and analyzed, and then the development and current situation of embedded system network application are discussed. On this ba...; frozenviolet Embedded System

Working Principle of Microwave Spectrum Analyzer and Troubleshooting of Common Faults: 【Abstract】The working principle of microwave spectrum analyzer (HP859X series) is introduced, and the basic calibration procedure and amplitude calibration data table are given, as well as some common...; fighting Test/Measurement

Questions about FPGA configuration: As shown in Figure 1, are unused pins configured as "three-state input input" or "three-state input plus weak pull-up"? In Figure 2, why are these dual_purpose_pins set to "use as regular IO"? They ar...; 平漂流 EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components