1808B153K201YX080HT datasheet, PDF

1808B153K201YX080HT: DescriptionCeramic Capacitor, Ceramic, 200V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.015uF, 1808,; CategoryPassive components capacitor; File Size53KB，4 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com

Download Datasheet Parametric View All

1808B153K201YX080HT Overview

Ceramic Capacitor, Ceramic, 200V, 10% +Tol, 10% -Tol, X7R, -/+15ppm/Cel TC, 0.015uF, 1808,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	827777499
package instruction	, 1808
Reach Compliance Code	not_compliant
Country Of Origin	Mainland China, USA
ECCN code	EAR99
YTEOL	7.8
capacitance	0.015 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.65 mm
JESD-609 code	e0
length	4.57 mm
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR
positive tolerance	10%
Rated (DC) voltage (URdc)	200 V
Guideline	MIL-PRF-55681
size code	1808
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
width	2.03 mm

Key concepts and definitions of 5G mmWave OTA testing: Prior to 5G, most wireless device testing was performed using a conducted approach. This included testing modem chipsets, radio frequency (RF) parametric testing, and full device functionality and per...; Jacktang Wireless Connectivity

EEWORLD University ---- PRU-ICSS: Processor and multiple ADC interfaces: PRU-ICSS: Processor to Multiple ADC Interface : https://training.eeworld.com.cn/course/5018...; wanglan123 Talking

[Zero-knowledge ESP8266 tutorial] Quick Start 20 OLED local hour clock: Last time, we used NTP to obtain and correct our own time. But it is far from enough. When you find that an alarm clock has begun to fail to wake you up, you will be very distressed. How to control th...; roc2 stm32/stm8

EEWORLD University ---- Altera max10 fpga training video: Altera MAX10 FPGA training video : https://training.eeworld.com.cn/course/5154Altera Max10 FPGA training video, covering GPIO, clock, configuration, security, flash memory, etc....; 抛砖引玉 FPGA/CPLD

Audio signal single echo effect processing: [i=s]This post was last edited by bqgup on 2020-8-4 18:05[/i] # Audio signal single echo effect processing## 1. Echo signal principle#### When a sound signal encounters an obstacle during propagation,...; bqgup Innovation Lab

EEWORLD University Hall----Live Replay: Domestic Chip-Xianji 800MHz RISC-V MCU High-energy Show, More Than Controlling 4 Servo Motors: Live replay: Domestic chip - Xianji 800MHz RISC-V MCU high-energy show, more than controlling 4 servo motors : https://training.eeworld.com.cn/course/67769...; hi5 Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components