DIP1989011743FF datasheet, PDF

DIP1989011743FF: DescriptionArray/Network Resistor, Isolated, 0.2W, 174000ohm, 100V, 1% +/-Tol, -100,100ppm/Cel, 7025,; CategoryPassive components The resistor; File Size334KB，3 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

DIP1989011743FF Overview

Array/Network Resistor, Isolated, 0.2W, 174000ohm, 100V, 1% +/-Tol, -100,100ppm/Cel, 7025,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	791683076
Reach Compliance Code	compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	6.9
structure	Welded
JESD-609 code	e4
Lead length	3.429 mm
lead spacing	2.54 mm
Network Type	Isolated
Number of terminals	14
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package height	2.032 mm
Package length	17.78 mm
Package form	DIP
Package width	6.35 mm
Rated power dissipation(P)	0.2 W
resistance	174000 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	1900
size code	7025
Temperature Coefficient	100 ppm/°C
Terminal surface	Gold (Au)
Tolerance	1%
Operating Voltage	100 V

Questions about TMS320f28027F SVPWM: SVPWM is generally generated using 7-segment or 5-segment methods, and the location of the synthetic magnetic field needs to be considered. Recently, I was studying TI's C2000-launchpadTMS320f28027F p...; fish001 Microcontroller MCU

Policy Analysis IPTV: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i]Policies will no longer be a hindrance to the development of the IPTV industry 2006-7-18Zheng Qibao, executive vice president of ...; hkn Mobile and portable

FPGA controls TMS320C6678 power-on reset program: module DSP_RST(input clk_25m,　input RESETSTAT, //DSP reset status 0 means reset status 1 means working statusinput LOCKED, //Is the clock module normal? output ref LRESETNMIENz = 1'b0,//局部复位管脚 output ...; 灞波儿奔 DSP and ARM Processors

FPGA design clean code 3-Signal naming and definition should be clear: [align=left]In design, we constantly name and define directories, source codes, files, functions, variables, parameters, classes, and packages. When a job needs to be done many times, it is enough to ...; guyu_1 FPGA/CPLD

Lee Kun-hee, chairman of South Korea's Samsung, has passed away. How do you evaluate his life?: On October 25, 2020, Samsung Electronics announced that its chairman Lee Kun-hee had passed away due to illness. Since he was hospitalized for a sudden heart attack in 2014, the 70-year-old man has be...; eric_wang Talking

RTT & Renesas high performance CPK-RA6M4 development board review - SPI driven OLED: 1. Hardware 1. OLED pin introduction OLED pin, is 7-pin SPI mode. 1). GND power ground 2). VCC power supply positive (3～5.5V) 3). D0 OLED's D0 pin is the clock pin in SPI and IIC communication 4). D1 ...; 怀揣少年梦 Renesas Electronics MCUs

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components