Q21.9990-JXG32P4-10-30/50-T1-FU datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> Q21.9990-JXG32P4-10-30/50-T1-FU

Q21.9990-JXG32P4-10-30/50-T1-FU: DescriptionParallel - Fundamental Quartz Crystal,; CategoryPassive components Crystal/resonator; File Size2MB，2 Pages; ManufacturerJauch; Websitehttp://www.jauchusa.com/

Download Datasheet Parametric View All

Q21.9990-JXG32P4-10-30/50-T1-FU Overview

Parallel - Fundamental Quartz Crystal,

Q21.9990-JXG32P4-10-30/50-T1-FU Parametric

Parameter Name	Attribute value
Objectid	7302104745
package instruction	SMD, 4 PIN
Reach Compliance Code	compliant
Country Of Origin	Taiwan
YTEOL	3
Other features	AT-CUT; TR, 7 INCH
Ageing	3 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.005%
frequency tolerance	30 ppm
load capacitance	10 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	21.999 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L3.2XB2.5XH1.0 (mm)/L0.126XB0.098XH0.039 (inch)
Series resistance	30 Ω
surface mount	YES

Preview

Download Datasheet

View All

SMD Quartz Crystal · JXG32P4

- 4 pad version, 3.2 x 2.5 mm

- glass sealed ceramic package

- extended temperature ranges available

- high mechanical reliability type available

- for automotive type, see automotive datasheet

2011/65/EC

RoHS

RoHS compliant

Pb free

actual size

REACH

compliant

Conflict

mineral free

GENERAL DATA

TYPE

frequency range

frequency tolerance at 25 °C

load capacitance C

shunt capacitance C

storage temperature

drive level max.

aging

JXG32P4

12.0 ~ 50.0 MHz

±30 ppm, ±50 ppm

12 pF standard

(option: 10 pF ~ 30 pF / series)

< 7 pF max.

-40 °C ~ +125 °C

100 μW (10 μW recommended)

< ±3 ppm first year

(fund. AT-cut)

ESR (SERIES RESISTANCE RS)

frequency

in MHz

12.0 ~ 12.999

13.0 ~ 13.999

14.0 ~ 15.999

16.0 ~ 18.999

19.0 ~ 21.999

22.0 ~ 29.999

30.0 ~ 50.000

MARKING

±100 ppm

vibration

mode

fund. - AT

ESR max.

in ½

200

150

100

ESR typ.

in ½

TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE

± 30 ppm

±50 ppm

frequency with load capacitance code

company code / date code / internal code

date code: A ~ M: Jan. - Dec.

7: 2017

8: 2018

9: 2019

Jan.

July

Febr.

Aug.

Mar.

Sept.

-20 °C ~ +70 °C

-40 °C ~ +85 °C

-40 °C ~ +105 °C

-40 °C ~ +125 °C



standard



available

STD.









0: 2020

Apr.

Oct.

1: 2021

May

Nov.

2: 2022

June

Dec.

DIMENSIONS

3.2

±0.1

1.0 max.

2.5

±0.1

1.2

±0.1

0.5

±0.2

1.7

±0.1

1.2

±0.1

2.2

±0.1

1.4

±0.1

top view

ORDER INFORMATION

side view

bottom view

crystal connection

pad layout

in mm

Quartz

frequency

12.0 ~ 50.0 MHz

type

JXG32P4

load capacitance

12 pF standard

10 pF ~ 30 pF

S for series

tolerance at

25 °C

30 = ±30 ppm

50 = ±50 ppm

stability vs.

temp. range

30 = ±30 ppm

50 = ±50 ppm

100 = ±100 ppm

blank =

T1 =

T2 =

T3 =

FU =

HMR =

option

-20 °C ~ +70 °C

-40 °C ~ +85 °C

-40 °C ~ +105 °C

-40 °C ~ +125 °C

for fundamental frequencies ≥ 20 MHz

high mechanical reliability

(3000g/half sine wave/0.3 ms)

Example: Q 28.0-JXG32P4-12-30/30-FU-LF

(Suffix LF = RoHS compliant / Pb free pins or pads)

01042019

Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:

full found under: www.jauch.com

info@jauch.com

All specifications are subject to change without notice

www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com

Recommended Resources

TPS92310 typical application circuit diagram

Voice controlled doorbell switch circuit

The three-phase electric motor is transformed into a single-phase motor with forward and reverse rotation.

Circuit for supplying power to frequency counter via RS232

Direct reading LC measuring instrument circuit

Computer motherboard circuit diagram 440LX_34

Design and implementation of multiple image fusion and superposition based on FPGA (1): ...; 至芯科技FPGA大牛 FPGA/CPLD

Development of FPGA Industry: I have been paying attention to FPGA technology recently. In the past, it was mainly 8-bit/32-bit MCU applications and ARM. I don’t know much about FPGA application technology and the market. Those wh...; Fred_1977 Talking

What is the function of the ATMLH911 chip? I searched the Internet for a long time but couldn't find any information. See the attached picture for the actual product.: What is the function of the ATMLH911 chip? I searched the Internet for a long time but couldn't find any information. See the attached picture for the actual product....; 深圳小花 MCU

FPGA Books: Are there any good books you can recommend for learning FPGA?...; Fred_1977 FPGA/CPLD

[RISC-V MCU CH32V103 Review] - 1: From PDF to Studio: [i=s]This post was last edited by MianQi on 2021-1-22 11:57[/i]Qinheng's materials are well done, with clear titles and clear boundaries. Opening a copy of the CH32V103 Data Sheet, the line spacing an...; MianQi Domestic Chip Exchange

Allwinner chip Tina Linux modify UART pins, UART port (1): #### Scenario 1: Also using UART0, need to change from PF2, PF4 to PE2, PE4 1. Modify `sys_config.fex` (serial port of BOOT0 and Uboot) The path of `sys_config.fex` is `uart_debug_port` in `device/con...; aleksib Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components