ASTMLPD-25-66.600MHZ-LC-SR-T datasheet, PDF

ASTMLPD-25-66.600MHZ-LC-SR-T: DescriptionLVCMOS Output Clock Oscillator, 66.6MHz Nom, SMD, 4 PIN; CategoryPassive components oscillator; File Size3MB，13 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASTMLPD-25-66.600MHZ-LC-SR-T Overview

LVCMOS Output Clock Oscillator, 66.6MHz Nom, SMD, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7283349945
package instruction	SMD, 4 PIN
Reach Compliance Code	compliant
Other features	STANDBY; ENABLE/DISABLE FUNCTION; TR, 7 INCH
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	66.6 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	2.5mm x 2.0mm x 0.75mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

EEWORLD University Hall----Power MOSFET working in linear mode: Power MOSFETs operating in linear mode : https://training.eeworld.com.cn/course/5158...; 木犯001号 Analog electronics

Output voltage ripple sources and suppression: Author: Yuan Tan Many applications such as medical equipment and test and measurement instruments are extremely sensitive to power supply ripple and noise. Understanding the generation mechanism and m...; qwqwqw2088 Analogue and Mixed Signal

6s to 96s Li-Ion Battery Monitoring Demonstrator Reference Design: [i=s] This post was last edited by qwqwqw2088 on 2019-5-14 07:57 [/i] [size=5] This design is a small battery monitoring demonstrator design for a centralized battery management system (BMS). Its conf...; qwqwqw2088 Analogue and Mixed Signal

Impression of domestic FPGA Anlu: Some time ago, I saw that Huawei, an international giant, was using domestic FPGAs, and Anlu happened to be one of the suppliers. In the past few days, I saw the trial of Anlu FPGA, and I learned more...; bigbat FPGA/CPLD

Looking for a program for a basketball scoring system based on FPGA: I am currently working on my graduation project, the topic is a basketball scoring system based on FPGA, please share some information with me, thank you QQ: 1374570719...; 潇潇雨忆 EE_FPGA Learning Park

Python Tinker Study Notes (Part 2): [i=s]This post was last edited by Changjianze1 on 2019-2-20 13:23[/i] [b][color=#5E7384]This content was originally created by EEWORLD forum netizen [size=3]Changjianze1[/size]. If you need to reprint...; 常见泽1 MicroPython Open Source section

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components