LD063A331KAX4A datasheet, PDF - EEWORLD Datasheet

LD063A331KAX4A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00033uF, Surface Mount, 1206, CHIP; CategoryPassive components capacitor; File Size110KB，7 Pages; ManufacturerAVX

Download Datasheet Parametric View All

LD063A331KAX4A Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, C0G, 30ppm/Cel TC, 0.00033uF, Surface Mount, 1206, CHIP

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1784101548
package instruction	, 1206
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.9
capacitance	0.00033 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e0
Manufacturer's serial number	LD06
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, PAPER, 13 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	25 V
size code	1206
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal shape	WRAPAROUND

The embedded operating systems I have come into contact with: [i=s]This post was last edited by freebsder on 2019-11-21 09:22[/i]I hadn’t planned to write it, but EE is my favorite, and I lose my dignity when someone calls me Taoist priest.What embedded operatin...; freebsder Embedded System

If the voltage difference between the input and output of LDO is too small, will it have a bad effect?: If the voltage difference between the input and output of LDO is too small, will it have a bad effect? I have seen that many constant current LDO chips have a minimum voltage difference requirement of...; 小太阳yy Analog electronics

Storage operations of EPCS configuration chip in NIOS II soft core: [size=4]The video image overlay board made with CYCLONE FPGA needs to store some user configuration information. In addition to storing FPGA configuration information and NIOS II programs, the EPCS4 c...; fish001 DSP and ARM Processors

Help: Low latency Ethernet to serial solution: A project requires data to be transmitted via 100M Ethernet and forwarded to a serial port or RS485 interface with a delay of less than 2ms. Two solutions are considered: 1. Use serial port transparen...; zhjun72 stm32/stm8

Hardware Circuit Design of PCB Tester Based on FPGA: The basic test principle of PCB bare board tester is Ohm's law. Its test method is to add a certain test voltage between the points to be tested, select the two points to be tested on the PCB board wi...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components