VJ1812A561JNBAB2L datasheet, PDF

VJ1812A561JNBAB2L: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.00056uF, 1812,; CategoryPassive components capacitor; File Size79KB，6 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

VJ1812A561JNBAB2L Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.00056uF, 1812,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	953494845
package instruction	, 1812
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.00056 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.18 mm
length	4.5 mm
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Bulk
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
series	VJ HIGH REL C0G
size code	1812
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
width	3.2 mm

EEWORLD University ---- PRU-ICSS: Processor and multiple ADC interfaces: PRU-ICSS: Processor to Multiple ADC Interface : https://training.eeworld.com.cn/course/5018...; wanglan123 Talking

[Zero-knowledge ESP8266 tutorial] Quick Start 20 OLED local hour clock: Last time, we used NTP to obtain and correct our own time. But it is far from enough. When you find that an alarm clock has begun to fail to wake you up, you will be very distressed. How to control th...; roc2 stm32/stm8

EEWORLD University ---- Altera max10 fpga training video: Altera MAX10 FPGA training video : https://training.eeworld.com.cn/course/5154Altera Max10 FPGA training video, covering GPIO, clock, configuration, security, flash memory, etc....; 抛砖引玉 FPGA/CPLD

[AB32VG1 Development Board Review] A/D Acquisition and Display: AB32VG1 has 16 ADC channels with 10-bit accuracy and 100k internal pull-up resistors. Its maximum sampling speed is 78k/s. To perform A/D acquisition, the hardware can be set up as shown in Figure 1, ...; jinglixixi Domestic Chip Exchange

Audio signal single echo effect processing: [i=s]This post was last edited by bqgup on 2020-8-4 18:05[/i] # Audio signal single echo effect processing## 1. Echo signal principle#### When a sound signal encounters an obstacle during propagation,...; bqgup Innovation Lab

EEWORLD University Hall----Live Replay: Domestic Chip-Xianji 800MHz RISC-V MCU High-energy Show, More Than Controlling 4 Servo Motors: Live replay: Domestic chip - Xianji 800MHz RISC-V MCU high-energy show, more than controlling 4 servo motors : https://training.eeworld.com.cn/course/67769...; hi5 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components