SSN14B2741CL datasheet, PDF - EEWORLD Datasheet

SSN14B2741CL: DescriptionArray/Network Resistor, Bussed, Thin Film, 0.1W, 2740ohm, 100V, 0.25% +/-Tol, -200,200ppm/Cel, 3415,; CategoryPassive components The resistor; File Size119KB，4 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/

Download Datasheet Parametric View All

SSN14B2741CL Overview

Array/Network Resistor, Bussed, Thin Film, 0.1W, 2740ohm, 100V, 0.25% +/-Tol, -200,200ppm/Cel, 3415,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	842288880
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Epoxy Molded
Network Type	Bussed
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	1.55 mm
Package length	8.65 mm
Package form	SMT
Package width	3.9 mm
method of packing	Tube
Rated power dissipation(P)	0.1 W
resistance	2740 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	SSN-B
size code	3415
technology	THIN FILM
Temperature Coefficient	200 ppm/°C
Tolerance	0.25%
Operating Voltage	100 V

EEWORLD University ---- PRU-ICSS: Processor and multiple ADC interfaces: PRU-ICSS: Processor to Multiple ADC Interface : https://training.eeworld.com.cn/course/5018...; wanglan123 Talking

[Zero-knowledge ESP8266 tutorial] Quick Start 20 OLED local hour clock: Last time, we used NTP to obtain and correct our own time. But it is far from enough. When you find that an alarm clock has begun to fail to wake you up, you will be very distressed. How to control th...; roc2 stm32/stm8

EEWORLD University ---- Altera max10 fpga training video: Altera MAX10 FPGA training video : https://training.eeworld.com.cn/course/5154Altera Max10 FPGA training video, covering GPIO, clock, configuration, security, flash memory, etc....; 抛砖引玉 FPGA/CPLD

[AB32VG1 Development Board Review] A/D Acquisition and Display: AB32VG1 has 16 ADC channels with 10-bit accuracy and 100k internal pull-up resistors. Its maximum sampling speed is 78k/s. To perform A/D acquisition, the hardware can be set up as shown in Figure 1, ...; jinglixixi Domestic Chip Exchange

Audio signal single echo effect processing: [i=s]This post was last edited by bqgup on 2020-8-4 18:05[/i] # Audio signal single echo effect processing## 1. Echo signal principle#### When a sound signal encounters an obstacle during propagation,...; bqgup Innovation Lab

EEWORLD University Hall----Live Replay: Domestic Chip-Xianji 800MHz RISC-V MCU High-energy Show, More Than Controlling 4 Servo Motors: Live replay: Domestic chip - Xianji 800MHz RISC-V MCU high-energy show, more than controlling 4 servo motors : https://training.eeworld.com.cn/course/67769...; hi5 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components