513-9.6M-520E-10-TR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 513-9.6M-520E-10-TR

513-9.6M-520E-10-TR: DescriptionClipped Sine Output Oscillator, 9.6MHz Nom, DIP-14/4; CategoryPassive components oscillator; File Size136KB，2 Pages; ManufacturerOscilent; Websitehttp://www.oscilent.com; Environmental Compliance

Download Datasheet Parametric View All

513-9.6M-520E-10-TR Overview

Clipped Sine Output Oscillator, 9.6MHz Nom, DIP-14/4

513-9.6M-520E-10-TR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1362149351
package instruction	DIP-14/4
Reach Compliance Code	compliant
Other features	TR
Ageing	1 PPM/YEAR
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
Frequency Adjustment - Mechanical	YES
Frequency offset/pull rate	10 ppm
frequency stability	2%
Installation features	THROUGH HOLE MOUNT
Number of terminals	14
Nominal operating frequency	9.6 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-30 °C
Oscillator type	CLIPPED SINE
Output impedance	10000 Ω
Output level	1 V
physical size	18.3mm x 11.7mm x 4.5mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO

Preview

Download Datasheet

View All

Oscilent Corporation | 511 - 514 Series TCXO - Temperature Compensated Crystal Oscill... Page 1 of 2

TXCO

Series Number

Package

Description

Last Modified

511 ~ 514

FEATURES

14 Pin DIP Low Profile

HCMOS / TTL / Clipped Sine

Jan. 01 2007

- High stable output over wide temperature range

- 4.7mm height max low profile TCXO

- Industry standard DIP 14 pin lead spacing

- RoHs / Lead Free compliant

OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS

PARAMETERS

Output

Frequency Range

CONDITIONS

Load

Output

Level

Low

Vs. Temp Range

Frequency Stability

Vs. Input Voltage (5%)

Vs. Load

Vs. Aging (@+25°C)

Input

Frequency Adjustment

Rise Time / Fall Time

Duty Cycle

Storage Temperature

Voltage Control Range

Voltage

Current

(TSTG)

10 max.

50 ±10% max.

-40 ~ +85

2.5 VDC ±2.0 Positive Transfer Characteristic

20 max. / 40 max.

±3.0 min.

High

511

TTL

512

HCMOS

1.20 ~ 100.00

10TTL Load or 15pF HCMOS Load

Max.

2.4 VDC

min.

0.4 VDC

max.

VDD -0.5 VDC

min.

0.5 VDC max.

See Table 1

±0.5 max.

±0.3 max.

±1.0 per year

+5.0 ±5% / +3.3 ±5%

3 max.

PPM

VDC

PPM

°C

513

Clipped Sine

9.60 ~ 35.00

10K ohm // 10pF

514

Compatible*

1.20 ~ 100.00

UNITS

MHz

1.0 Vp-p min.

*Compatible (514 Series) meets TTL and HCMOS mode simultaneously

TABLE 1 - FREQUENCY STABILITY - TEMPERATURE TOLERANCE

P/N Code

Temperature

Range

0 ~ +50

-10 ~ +60

-10 ~ +70

-20 ~ +70

-30 ~ +60

-30 ~ +70

-30 ~ +75

Frequency Stability (PPM)

1.5

2.0

2.5

3.0

3.5

4.0

4.5

5.0

available all

Frequency

avail up to 25MHz

only

Recommended Resources

Infrared anti-theft alarm circuit

A soft starter drives the control circuit c of three electric motors

Electromechanical control XJ01 automatic starting compensator control circuit

Inclination sensor thermal wire circuit diagram c

Sample and hold circuit diagram using feedback to reduce drift

2～20MHz variable frequency transistor oscillator

[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice: [i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...; Moiiiiilter Domestic Chip Exchange

28335 Clock, peripheral and register configuration: 1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...; Jacktang Microcontroller MCU

The problem of too small spacing between chip leads in AD: [i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...; yjguohua PCB Design

ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components: ##ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components###1. IPC inter-core communication IPC (Inter-Processor Communication) provides an API that is indepen...; bqgup Innovation Lab

What is overshoot? How to solve the problem of overshoot in high-speed circuit signals: 1. What is overshoot? 　　When a faster signal drives a longer trace and there is no effective matching in the trace topology, overshoot often occurs. The main problem caused by overshoot is that the "1...; fish001 Analogue and Mixed Signal

"Operational Amplifier Parameter Analysis and LTspice Application Simulation" 3. Chapter 2 Phase Margin: I have never heard of phase margin, because the op amp circuits I have come into contact with do not have capacitors. They are all simple circuits. Now I think about it and I feel a little scared. I t...; ddllxxrr Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components