V61C16F35 datasheet, PDF - EEWORLD Datasheet

V61C16F35: DescriptionStandard SRAM, 2KX8, 35ns, CMOS, PDSO24; Categorystorage storage; File Size300KB，8 Pages; ManufacturerMosel Vitelic Corporation ( MVC ); Websitehttp://www.moselvitelic.com

Download Datasheet Parametric View All

V61C16F35 Overview

Standard SRAM, 2KX8, 35ns, CMOS, PDSO24

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	101232311
package instruction	SOP, SOP24,.4
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	35 ns
I/O type	COMMON
JESD-30 code	R-PDSO-G24
JESD-609 code	e0
memory density	16384 bit
Memory IC Type	STANDARD SRAM
memory width	8
Number of terminals	24
word count	2048 words
character code	2000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP24,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Not Qualified
Maximum standby current	0.0001 A
Minimum standby current	4.5 V
Maximum slew rate	0.08 mA
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL

TI uses AEC-Q100 Grade-0 digital isolators to overcome high temperature isolation design: [i=s]This post was last edited by qwqwqw2088 on 2020-10-30 15:22[/i]As 48-V hybrid vehicles become more popular in the automotive industry, the need for in-vehicle network signal isolation becomes mor...; qwqwqw2088 Analogue and Mixed Signal

DC-DC output voltage error: According to the schematic diagram of the example, as long as the input voltage exceeds 12V, the output voltage begins to increase linearly and does not stabilize at 5V output. What's going on? Thank ...; xiaxingxing Analog electronics

【GD32E503 Review】 UART Communication Experiment: I have been conducting serial communication experiments these days. The serial port sending test was normal, but the receiving test failed. Even if I used the example compilation and download test, I ...; hujj Domestic Chip Exchange

DM8148 hardware introduction and MCFW software architecture description: DM8148 hardware introduction and MCFW software architecture description...; 灞波儿奔 DSP and ARM Processors

Huawei architect explains: HarmonyOS low-latency and high-reliability message transmission principle: Author: zhangkesi, Huawei Software Architecture Design EngineerThis is an introduction to the low-latency and high-reliability message transmission principle of HarmonyOS. I hope it will be helpful to...; 天明 Embedded System

LVDS Receive: I am using Cyclone V FPGA to receive 8-channel differential data, 12bit, 600M data rate. The data received by LVDS_RX core is incorrect. The 8-channel data is not synchronized. Can anyone tell me how ...; BIT_Wang Altera SoC

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components