C0805Q271M2XAL7215 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> C0805Q271M2XAL7215

C0805Q271M2XAL7215: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, BX, -/+15ppm/Cel TC, 0.00027uF, 0805,; CategoryPassive components capacitor; File Size160KB，8 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

C0805Q271M2XAL7215 Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 20% +Tol, 20% -Tol, BX, -/+15ppm/Cel TC, 0.00027uF, 0805,

C0805Q271M2XAL7215 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	926467505
package instruction	, 0805
Reach Compliance Code	not_compliant
ECCN code	EAR99
YTEOL	6.8
capacitance	0.00027 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.4 mm
JESD-609 code	e0
length	2.03 mm
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed Plastic, 13 Inch
positive tolerance	20%
Rated (DC) voltage (URdc)	200 V
size code	0805
Temperature characteristic code	BX
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn70Pb30) - with Nickel (Ni) barrier
width	1.27 mm

Preview

Download Datasheet

View All

CERAMIC HIGH RELIABILITY

GENERAL INFORMATION GR900 SERIES

HIGH RELIABILITY — GR900

GR900 capacitors are intended for use in any application where

the chance of failure must be reduced to the lowest possible

level. While any well-made multilayer ceramic capacitor is an

inherently reliable device, GR900 capacitors receive special

attention in all phases of manufacture including:

— Raw Materials Selection

— Special Designs

— Clean Room Production

— Individual Batch Testing

— C-SAM (when applicable)

— Singular Batch Identity is Maintained

— Destructive Physical Analysis

These parts are well worth the added investment in comparison

to the cost of a device or system failure.

Typical applications include:

Medical, Aerospace, Communication Satellites, Radar, Guidance

Systems.

SCREENING AND SAMPLE TESTS

Each batch receives the following testing/inspections:

Preliminary:

1. Destructive Physical Analysis: (DPA) - A sample is pulled from

each lot and examined per EIA-469 and KEMET’s strict internal

void and delamination criteria. Sampling plan is per MIL-PRF-123.

2. C-SAM - May be performed on batches failing to meet the

DPA criteria for removal of marginal product. Not required on

each lot.

Group A

1. Thermal Shock

— Materials used in the construction of mul-

tilayer ceramic capacitors possess various thermal coefficients of

expansion. To assure maximum uniformity, each part is temper-

ature cycled in accordance to MIL-STD-202, Method 107,

Condition A with Step 3 being 125°C. Number of cycles shall be

20 (100% of lot).

2. Voltage Conditioning

— One of the most strenuous environ-

ments for any capacitor is the high temperature/high voltage test.

All units are subject to twice-rated voltage to the units at the max-

imum rated temperature of 125°C for a minimum of 168 hours

and a maximum of 264 hours. The voltage conditioning may be

terminated at any time during 168 hours to 264 hours time inter-

val that confirmed failures meet the requirements of the PDA dur-

ing the last 48 hours of 1 unit or .4% (100% of lot).

Optional Voltage Conditioning (Accelerated Voltage

Conditioning)

— All conditions of the standard voltage condi-

tioning apply with the exception of increased voltage and

decreased test time. Refer to MIL-PRF-123 for the proper formula.

*Step 5 is performed on chips at this point (100% of lot).

3. Dielectric Withstanding Voltage

— 250% of the dc rated volt-

age at 25°C (100% of lot).

4. Insulation Resistance

— The 25°C measurement with rated

voltage applied shall be the lesser of 100 GΩ or 1000 megohm-

microfarads (100% of lot).

*5. Insulation Resistance

— The 125°C measurement with

rated voltage applied shall be the lesser of 10 GΩ or 100

megohm-microfarads (100% of lot). For chips, 125°C IR is per-

formed prior to Step 3 above.

6. Storage

at 150°C for 2 hours minimum without voltage applied

followed by a 12-hour minimum stabilization period (temperature

characteristic BX only).

7. Capacitance

— Shall be within specified tolerance at 25°C

(100% of lot). (Aging phenomenon is taken into account for BX

dielectric to obtain capacitance.)

8. Dissipation Factor

— Shall not exceed 2.5% for X7R (BX)

dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)

9. Percent Defective Allowable (PDA)

— The overall PDA is 8%

for parts outside the MIL-PRF-123 values. The PDA is per MIL-

PRF-123 for all parts that are valid MIL-PRF-123 values. The PD

includes steps 1 through 8 above with the following exceptions.

Capacitance exclusion - capacitance values no more than 5% or

.5pF, whichever is greater for BX characteristic or 1% or .3pF,

whichever is greater for BP characteristic beyond specified toler-

ance limit, shall be removed from the lot but shall not be consid-

ered defective for determination of the PD.

Insulation Resistance at 25°C — Product which is not acceptable

for twice the military limit but is acceptable per the military limit,

is removed from the lot but shall not be considered defective for

determination of the PD.

10. Visual and Mechanical Examination

— Performed per MIL-

PRF-123 criteria.

11. Radiographic Examination (Leaded Devices Only)

—

Radial devices receive a one-plane X-ray.

12. Destructive Physical Analysis (DPA)

— A sample is exam-

ined on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.

STANDARD PACKAGING

All products are packaged in trays except C512 capacitors which

are packaged 1 piece per bag.

DATA PACKAGE

A data package is sent with each shipment which contains:

Final Destructive Physical Analysis (DPA) report.

Certificate of Compliance stating that the parts meet all applic-

able requirements of the appropriate military specification to the

best failure level to which KEMET is approved.

Summary of Group A Testing.

Recommended Resources

Octal counter circuit and signal waveform composed of gate circuit, flip-flop and counter

Electric rice cooker circuit diagram Type III circuit diagram

Multi-bit bidirectional transmission bus

A new type of proximity switch and its application circuit diagram

100W VMOS tube inverter power supply circuit

Periodic timer circuit using steady-state flip-flop

Serial port idle interrupt cannot be cleared - Solved: USART_ClearITPendingBit( UART4, USART_IT_IDLE)； This usage is wrong!/*** [url=home.php?mod=spaceuid=159083]@brief[/url] Clears the USARTx's interrupt pending bits.* @paramUSARTx: Select the USART or t...; liu583685 stm32/stm8

Low power startup (smart toilet development record): In high-power equipment, sometimes you need to use a backup battery to press the switch to turn it on and then automatically turn off the power. You can refer to this circuit.FLUSH is connected to the...; weizhongc stm32/stm8

Share msp430ADC program: The above figure is the internal working principle diagram of ADC. From this figure, we can know that 430 has 16 conversion channels, 16 conversion result registers and 16 control registers. ADC12MEMX...; 火辣西米秀 Microcontroller MCU

Are there any companies that provide foreign cloud services and APP custom development?: As the title says, the company wants to make some products that can be controlled by APP in Europe and the United States, and needs customized requirements. Do you know any companies that provide the ...; sint27 RF/Wirelessly

Live broadcast with awards: When intelligence meets industry, how can technology be implemented?: As artificial intelligence technology continues to mature, it has now been applied to multiple fields. Especially in the expansion on the edge side, huge amounts of data need to be analyzed quickly an...; EEWORLD社区 Embedded System

[Free Trial] Revolutionize HMI! TI's latest MSP430 development board combination kit, try it out: August 23, 10:00 AM Live: Deep dive into the next generation of CapTIvate touch technology with integrated host controller functions. Welcome to registerIn August, TI launched two heavyweight lectures...; EEWORLD社区 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components