C0603T399C2GAC7082 datasheet, PDF

C0603T399C2GAC7082: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 6.4103% +Tol, 6.4103% -Tol, C0G, -/+30ppm/Cel TC, 0.0000039uF, 0603,; CategoryPassive components capacitor; File Size698KB，20 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com; Environmental Compliance

Download Datasheet Parametric View All

C0603T399C2GAC7082 Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 6.4103% +Tol, 6.4103% -Tol, C0G, -/+30ppm/Cel TC, 0.0000039uF, 0603,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7120415228
package instruction	, 0603
Reach Compliance Code	compliant
Country Of Origin	Mexico
ECCN code	EAR99
YTEOL	7.75
capacitance	0.0000039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	6.4103%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, PUNCHED PAPER, 13 INCH
positive tolerance	6.4103%
Rated (DC) voltage (URdc)	200 V
size code	0603
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	MATTE TIN OVER NICKEL
Terminal shape	WRAPAROUND
width	0.8 mm

When using CPLD to decode AES/EBU audio, the decoded data has spike pulses. What is the reason?: I used CPLD to make an AES/EBU audio decoder. I used a 50MHZ crystal oscillator as a counter to count. I decoded the data stream based on the counter size. I used a sine wave as the source. The peak-t...; XCXBD EE_FPGA Learning Park

Position2Go Review 4. Structure: This section attempts to describe the structure of P2G hardware and software at a certain level. Regarding the hardware composition and a rough introduction of Position2Go, the official provides two A...; freebsder Special Edition for Assessment Centres

51 single chip digital tube display: Why does the tens digit flash after this program is written into the microcontroller, but yours does not? Please give me some advice, thank you #include #define uchar unsigned char #define uint unsign...; 123哈哈哈 51mcu

[Sipeed LicheeRV 86 Panel Review] Developing RISCV Bare Metal Programming Using the Emerging Programming Language Rust: [i=s]This post was last edited by mars4zhu on 2022-4-20 16:29[/i]Developing RISCV bare metal programming using the emerging programming language RustTable of contents 1. Introduction1 2. Build the Rus...; mars4zhu Domestic Chip Exchange

Use WINHEX to check the SD card problem: I used WINHEX to check the SD card and it showed as follows. Could you please tell me what went wrong? Thanks!...; chenbingjy stm32/stm8

FPGA program loading and curing: Preface Operating Environment:Windows 7 64bit ISE 14.7FPGA program loading and curing Connect the development board to the PC through the Xilinx FPGA JTAG downloader, and open the Windows device manag...; Tronlong小分队 EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components