EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

03028-BP200AJMHP

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, BP, -/+30ppm/Cel TC, 0.00002uF, 0603,
CategoryPassive components    capacitor   
File Size88KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

03028-BP200AJMHP Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, BP, -/+30ppm/Cel TC, 0.00002uF, 0603,

03028-BP200AJMHP Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7022772833
package instruction, 0603
Reach Compliance Codecompliant
Country Of OriginIsrael
ECCN codeEAR99
YTEOL7
capacitance20000000 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.91 mm
JESD-609 codee4
length1.6 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, PAPER, 11.25/13 INCH
positive tolerance5%
Rated (DC) voltage (URdc)50 V
size code0603
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
width0.81 mm
P89C51RA2-RB2-RC2-RD2xx Chinese Device Manual
P89C51RB2/RC2/RD2 has 16K32K64K parallel programmable non-volatile FLASH program memory, and can realize serial in-system programming and in-application programming of the device. In-system programmin...
rain Analog electronics
College student study room
http://www.7xpc.com/zxyx/gequ/200512/zxyx_20051224152013.html...
6294316 Talking
In a superheterodyne receiver, after selecting the frequency of the signal, how does the receiver know what the frequency is in Hz?
The information about superheterodyne says: The typical application of the superheterodyne principle is the superheterodyne receiver . The signal received from the antenna is amplified by a high-frequ...
深圳小花 MCU
Selected FPGA tutorials
[font=微软雅黑][size=3][b]FPGA introductory tutorial collection[/b][/size][/font] [font=微软雅黑][size=3] [/size][/font] [font=微软雅黑][size=3]Altera FPGA design skills improvement training (Zhixin Technology): ...
EE大学堂 Training Edition
Purgatory Legend-RAM War
Purgatory Legend-RAM War...
雷北城 EE_FPGA Learning Park
Computer Organization and Design: Hardware-Software Interface (RISC-V Edition)
This book, co-authored by 2017 Turing Award winners Patterson and Hennessy, is a classic book in the field of computer architecture, emphasizing hardware-software co-design and its impact on performan...
arui1999 Download Centre

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号