TFBS5700
Vishay Semiconductors
Fast Infrared Transceiver Module (MIR, 1.152 Mbit/s)
for IrDA
®
and Remote Control Applications
Description
The TFBS5700 is a low profile infrared transceiver
module compliant to the latest IrDA physical layer
standard for fast infrared data communication, sup-
porting IrDA speeds up to 1.152 Mbit/s (MIR) and car-
rier based remote control modes up to 2 MHz. The
transceiver module consists of a PIN photodiode, an
infrared emitter (IRED), and a low-power control IC to
provide a total font-end solution in a single package.
20207
Features
• IrDA IrPHY 1.4 compliant
9.6 kbit/s to 1.152 Mbit/s
range > 50 cm, exceeding the low
e4
power standard
• Wide operating voltage range 2.4 V
to 3.6 V
• I/O compatible to 1.8 V logic voltage
• Low power consumption
Supply current in receive mode, Idle: 550 µA
• Small package -
L 6.8 mm x W 2.8 mm x H 1.6 mm
• Remote control transmitter operation
- Typical range 12 m
• Emitter wavelength: 886 nm
- suited for Remote Control
• High immunity to fluorescence light
• High EMI immunity > 200 V/m
(700 MHz to 2100 MHz)
• Lead (Pb)-free device
• Qualified for lead (Pb)-free and Sn/Pb processing
(MSL4)
• Device in accordance with RoHS 2002/95/EC and
WEEE 2002/96EC
Applications
• Mobile phone
• Smart phone
• PDAs
• POS Terminals/Vending
• Battery Operated IrDA applications
Parts Table
Part
TFBS5700-TR3
Description
Oriented in carrier tape for side view surface mounting
Qty/Reel
2500 pcs
www.vishay.com
218
Document Number 84670
Rev. 2.1, 25-Sep-06
TFBS5700
Vishay Semiconductors
Functional Block Diagram
V
CC
PD
Amplifier
Comparator
Tri-state
Driver
RXD
IRED
IREDA
SD
TXD
ASIC
Mode
Control
IRED Driver
GND
19291
Pin Description
Pin Number
1
2
Function
IRED A
TXD
Description
IRED anode, V
CC2
This Schmitt-Trigger input is used to transmit serial data when SD is low. An
on-chip protection circuit disables the LED driver if the TXD pin is asserted
for longer than 80 µs. When used in conjunction with the SD pin, this pin is
also used to control receiver output pulse duration. The input threshold
voltage adapts to and follows the internal logic voltage reference of 1.8 V
Received Data Output, push-pull CMOS driver output capable of driving
standard CMOS or TTL loads. No external pull-up or pull-down resistor is
required. Floating with a weak pull-up of 500 kΩ (typ.) in shutdown mode.
The voltage swing is defined by the internal Vlogic voltage of 1.8 V
Shutdown. Also used for setting the output pulse duration. Setting this pin
active for more than 1.5 ms places the module into shutdown mode. Before
that (t < 0.7 ms) on the falling edge of this signal, the state of the TXD pin
is sampled and used to set the receiver output to long pulse duration (2 µs)
or to short pulse duration (0.4 µs) mode. The input threshold voltage adapts
to and follows the internal logic voltage reference of 1.8 V
Power Supply. Receives power supply 2.4 V to 3.6 V. This pin provides
power for the receiver and transmitter drive section.
Ground
I
HIGH
I/O
Active
3
RXD
O
LOW
4
SD
I
HIGH
5
6
V
CC
GND
Pinout
TFBS5700, bottom view
weight 33 mg
Definitions:
In the Vishay transceiver data sheets the following nomenclature is
used for defining the IrDA operating modes:
SIR: 2.4 kbit/s to 115.2 kbit/s, equivalent to the basic serial infrared
standard with the physical layer version IrPhY 1.0
MIR: 576 kbit/s to 1152 kbit/s
FIR: 4 Mbit/s
VFIR: 16 Mbit/s
MIR and FIR were implemented with IrPhY 1.1, followed by IrPhY
1.2, adding the SIR Low Power Standard. IrPhY 1.3 extended the
Low Power Option to MIR and FIR and VFIR was added with IrPhY
1.4. A new version of the standard in any case obsoletes the former
version.
19290
Document Number 84670
Rev. 2.1, 25-Sep-06
www.vishay.com
219
TFBS5700
Vishay Semiconductors
Absolute Maximum Ratings
Reference point Pin, GND unless otherwise noted.
Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
Parameter
Supply voltage range,
transceiver
Supply voltage range,
transmitter
Voltage at all I/O pins
Power dissipation
Junction temperature
Ambient temperature range
(operating)
Storage temperature range
Soldering temperature
Average output current
Repetitive pulse output current
Virtual source size
Maximum Intensity for Class 1
< 90 µs, t
on
< 20 %
Method:
(1-1/e) encircled energy
IEC60825-1 or
EN60825-1,
edition Jan. 2001
Method: Human body model
See section “Recommended
Solder Profile”
I
IRED
(DC)
I
IRED
(RP)
d
I
e
0.8
*)
Test Conditions
0 V < V
CC2
< 6 V
0 V < V
CC1
< 6 V
Symbol
V
CC1
V
CC2
Min
- 0.5
- 0.5
- 0.5
Typ.
Max
6
6.5
5.5
350
125
Unit
V
V
V
mW
°C
°C
°C
°C
mA
mA
mm
mW/sr
See derating curve
Note: Internal protection above
125° ASIC temperature
P
D
T
J
T
amb
T
stg
- 30
- 40
+ 85
+ 100
260
125
500
(500)
**)
ESD protection
ESD protection on all pins
Latch up
*)
d
d
1
|± 100|
kV
mA
Due to the internal limitation measures the device is a "class1" device
IrDA specifies the max. intensity with 500 mW/sr
**)
www.vishay.com
220
Document Number 84670
Rev. 2.1, 25-Sep-06
TFBS5700
Vishay Semiconductors
Electrical Characteristics
Transceiver
T
amb
= 25 °C, V
CC
= 2.4 V to 3.6 V unless otherwise noted.
Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
Parameter
Supply voltage
Dynamic Supply current
Idle, dark ambient
Receiving
Shutdown supply current
Dark ambient
Shutdown supply current at
maximum operating
temperature
Operating temperature range
Output voltage low
Output voltage high
Output voltage high
RXD to internal Vlogic
impedance
Input voltage low
(TXD, SD)
Input voltage high
(TXD, SD)
Input leakage current
(TXD, SD) *)
SD mode programming pulse
width
Input capacitance
(TXD, SD)
*)
Test Conditions
Symbol
V
CC
Min
2.4
Typ.
Max
3.6
Unit
V
µA
mA
SD = Low (< 0.8 V), E
e
= 0 klx
SD = Low, 1 Mbit/s,
E
e
= 100
mW/m
2
SD = High (> V
CC1
- 1.3 V),
T = 25 °C, E
e
= 0 klx T = 25 °C
SD = High, (> V
CC1
- 1.3 V),
T = 85 °C
I
CC
I
CC
I
SD
550
0.75
900
0.01
I
SD
1.0
5.0
µA
μA
T
A
I
OL
= 0.5 mA, C
load
= 15 pF
I
OH
= - 250 µA, C
load
= 15 pF
I
OH
= 0 µA, C
load
= 15 pF
SD = active, pull-up in shutdown
V
OL
V
OH
V
OH
R
RXD
V
IL
V
IH
Vin = 0.9 x V
CC1
IS-SD,
IIN-SD
t
SDPW
C
I
- 25
1.44
+ 85
0.4
1.98
°C
V
V
V
kΩ
V
V
µA
µs
pF
400
- 0.5
1.3
- 1.1
0.2
500
800
0.5
1.8
4
2.2
10
300
5
Decision level 0.9 V
Document Number 84670
Rev. 2.1, 25-Sep-06
www.vishay.com
221
TFBS5700
Vishay Semiconductors
Optoelectronic Characteristics
Receiver
T
amb
= 25 °C, V
CC
= 2.4 V to 3.6 V unless otherwise noted.
Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
Parameter
Minimum irradiance E
e
in
angular range **)
SIR mode
Minimum irradiance E
e
in
angular range **)
MIR mode
Maximum irradiance E
e
in
angular range ***)
Logic LOW receiver input
irradiance *)
Test Conditions
9.6 kbit/s to 115.2 kbit/s
λ
= 850 nm to 900 nm
1.152 Mbit/s
λ
= 850 nm to 900 nm
λ
= 850 nm to 900 nm
According to IrDA appendix A1,
fluorescent light specification
Symbol
E
e
Min
Typ.
50
(5)
50
(5)
5
(500)
4
(0.4)
300
400
500
Max
81
(8.1)
140
(14)
Unit
mW/m
2
(µW/cm
2
)
mW/m
2
(µW/cm
2
)
kW/m
2
(mW/cm
2
)
mW/m
2
(µW/cm
2
)
ns
E
e
E
e
E
e
Input pulse length
RXD pulse width of output
signal, dafault mode after power T
Wopt
> 200 ns
on or reset
Rise time of output signal
Fall time of output signal
10 % to 90 %, C
L
= 15 pF
90 % to 10 %, C
L
= 15 pF
t
r (RXD)
t
f (RXD)
t
PW
10
10
1.7
27
17
2.0
60
60
2.9
ns
ns
µs
SIR ENDEC compatility mode
1
): Input pulse length
RXD pulse width of output signal T
Wopt
> 200 ns, see chapter
“Programming”
Stochastic jitter, leading edge
Stochastic jitter, leading edge
Standby/shutdown delay
Input irradiance = 150 mW/m
2
,
≤
1.152 Mbit/s, 576 kbit/s
Input irradiance = 150 mW/m
2
,
≤
115.2 kbit/s
after shutdown active or (SD
low to high transition)
70
350
0.6
1.5
600
ns
ns
ms
µs
Shutdown active time window for During this time the pulse
programming
duration of the output can be
programmed to the application
mode. see chapter
“Programming”
Receiver start up time,
Power on delay
Shutdown recovery delay
Latency
After shutdown inactive (SD
high to low transition) and
power-on
t
L
50
250
µs
200
µs
Note: All timing data measured with 4 Mbit/s are measured using the IrDA
®
FIR transmission header.
The data given here are valid 5 µs after starting the preamble.
*)
This parameter reflects the backlight test of the IrDA physical layer specification to guarantee immunity against light from fluorescent
lamps
**)
IrDA sensitivity definition:
Minimum Irradiance E
e
In Angular Range,
power per unit area. The receiver must meet the BER specifica-
tion while the source is operating at the minimum intensity in angular range into the minimum half-angle range at the maximum Link Length.
Maximum Irradiance E
e
In Angular Range,
power per unit area. The optical delivered to the detector by a source operating at the
maximum intensity in angular range at
Minimum Link Length
must not cause receiver overdrive distortion and possible related link errors.
If placed at the Active Output Interface reference plane of the transmitter, the receiver must meet its bit error ratio (BER) specification.
For more definitions see the document “Symbols and Terminology” on the Vishay Website (http://www.vishay.com/docs/82512/82512.pdf).
***)
Some ENDECs are not able to decode short pulses as valid SIR pulses. Therefore this additional mode was added in TFBS5700.
TFBS5700 is set to the "short output pulse" as default after power on, also after recovering from the shutdown mode (SD must have been
longer active than 1.5 ms). For mode changing see the chapter "Programming".
1)
www.vishay.com
222
Document Number 84670
Rev. 2.1, 25-Sep-06
Wireless Connectivity
京公网安备 11010802033920号
EEWORLD
