EEWORLDEEWORLDEEWORLD

Part Number

Search

1111Y1500681KQT

Description
CAP CER HIGH Q 1111
CategoryPassive components    capacitor   
File Size137KB,2 Pages
ManufacturerSyfer
Environmental Compliance
Download Datasheet Parametric View All

1111Y1500681KQT Overview

CAP CER HIGH Q 1111

1111Y1500681KQT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSyfer
Reach Compliance Codecompli
Base Number Matches1
High Q Capacitors - Q(MS) & U ranges
Operating Temperature
Insulation resistance
Q Factor
Minimum/maximum capacitance values - Q(MS) & U ranges - High Q capacitors
Chip Size
Min Cap
50V 63V
100V
150V
200V250V
300V
500V
630V
1000V
2000V
3000V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0402*
0603†
0505
0805†
1206
1111
1210
1812
2220
2225
3640
-
Below 1pF capacitance values
-
-
are available in 0.1pF steps ~
-
-
-
above 1pF capacitance values are
available in E24 series values.
-
-
-
-
-
-
*0402 size and other values (inc. values < than 0.3pF) and taping quantities may be available on request, consult the Sales Office.
†0603 and 0805 sizes only available in the “U” range and not Q(MS)
L1
T
W
Dimensions
Range
MS
U
MS
U
MS
MS
MS
MS
MS
MS
MS
L2
Case
Size
0402
0603
0505
0805
1206
1111
1210
1812
2220
2225
3640
2.79
Length
(L1)
Width
(W)
Max. Thickness
(T)
Termination Band
(L2)
8
1.4
12
12
2.79
12
4
8
1
1.27
32
5
51
63
15
12
12
1.78
7
8
25
2.5 ~
4.2 ~
16
16
6
4.2 ~
2.5
Should be ordered as Syfer parts.
www.knowlescapacitors.com
[Perf-V Review] + Perf-V IDE driver and its problems
To use Perf-V IDE, you must first install the Perf-V IDE driver, which is HiFive1_Driver.exe. But after the installation is complete, it will present a different status. I first installed it on a desk...
jinglixixi FPGA/CPLD
Nios 2 software build tools for eclipse freezes when creating a project
I encountered a problem when using "Tools - Nios 2 software build tools for eclipse" in Quartus 15.0. The specific problem is as follows: After opening Nios 2 software build tools for eclipse, it alwa...
CDW1996 FPGA/CPLD
DC power supply design
The power supply is an important part of the circuit system. The stability of the power supply voltage is closely related to the stability of the entire system operation. Therefore, it is essential to...
EE大学堂 Training Edition
[Qinheng RISC-V core CH582] BUG serial port can only receive up to 8 bytes at a time
Recently, I used the serial port to receive data from the serial screen, but I can only receive 8 bytes at a time: The serial port is configured as usual:GPIOB_SetBits( GPIO_Pin_7);GPIOB_ModeCfg( GPIO...
lugl4313820 Domestic Chip Exchange
Open Source & Group Purchase: RCSN's Wireless Multi-channel Serial Port Tool is here~
Before the National Day, the wireless serial port tool produced by @RCSN is here . This tool originated from RCSN's business trip last year. A lot of serial port communication or debugging was needed ...
EEWORLD社区 DIY/Open Source Hardware
How to Learn FPGA
I saw a relatively comprehensive and classic FPGA learning route on the Internet and couldn’t help but repost it. The original source and the original author’s blog are detailed at the end of the arti...
aerobotics FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号