EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

C1206H229C8GAL7013

Description
Ceramic Capacitor, Ceramic, 10V, 11.3636% +Tol, 11.3636% -Tol, C0G, -/+30ppm/Cel TC, 0.0000022uF, 1206,
CategoryPassive components    capacitor   
File Size533KB,6 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C1206H229C8GAL7013 Overview

Ceramic Capacitor, Ceramic, 10V, 11.3636% +Tol, 11.3636% -Tol, C0G, -/+30ppm/Cel TC, 0.0000022uF, 1206,

C1206H229C8GAL7013 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid712108643
package instruction, 1206
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL5.18
capacitance0.0000022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.78 mm
length3.2 mm
negative tolerance11.3636%
Number of terminals2
Maximum operating temperature200 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 7 Inch
positive tolerance11.3636%
Rated (DC) voltage (URdc)10 V
seriesC(SIZE)H
size code1206
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn95Pb5) - with Nickel (Ni) barrier
width1.6 mm
Study on TMS570LS3137
I used to work on STM32, and now I want to use TMS570. Is there any routine program like STM32?...
很远 Microcontroller MCU
Protel DXP Guide.
Protel DXP Guide....
fighting PCB Design
Intel-FPGA on-chip memory design issues
Intel-FPGA on-chip memory design issues...
郝旭帅 FPGA/CPLD
DSP digital anti-noise module for airborne communication equipment
The third generation of anti-noise products in China currently use dynamic noise reduction (DNR) technology. DNR technology dynamically adjusts the output voice switch through the changing voice peak ...
fish001 DSP and ARM Processors
ESP32-C3 development board for 9.9 yuan with free shipping
I bought an ESP32-C3 development board for 9.9 yuan a few days ago, with free shipping, and planned to try running micropython on it. It is very small and well made....
dcexpert maychang Fun Electronics
Design method of high-speed graphics frame storage using DSP+FPGA architecture
Frame memory is the data channel between the graphics processor and the display device. All the graphic data to be displayed is first stored in the frame memory and then sent out for display. Therefor...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号