852510G24B19SWD013 datasheet, PDF

852510G24B19SWD013: DescriptionMIL Series Connector, 19 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Receptacle,; CategoryThe connector The connector; File Size24MB，60 Pages; ManufacturerSOURIAU

Download Datasheet Parametric View All

852510G24B19SWD013 Overview

MIL Series Connector, 19 Contact(s), Aluminum Alloy, Female, Crimp Terminal, Receptacle,

Parameter Name	Attribute value
Objectid	4021424198
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	9.43
Other features	STANDARD: MIL-C 26482G, POLARIZED
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION/ENVIRONMENT/FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE AND PANEL
Options	GENERAL PURPOSE
Shell surface	CADMIUM
Shell material	ALUMINUM ALLOY
Housing size	24
Termination type	CRIMP
Total number of contacts	19

【Xianji HPM6750 Review】Interim (Final) Summary: Time flies. It has been two months since I received the board. A few days ago, the administrator said that the progress will be finished on June 30. I was surprised that it was so fast. It felt like t...; littleshrimp Domestic Chip Exchange

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components