EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT1602BIE21-25E-20.000000D

Description
LVCMOS Output Clock Oscillator, 20MHz Nom,
CategoryPassive components    oscillator   
File Size1015KB,17 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT1602BIE21-25E-20.000000D Overview

LVCMOS Output Clock Oscillator, 20MHz Nom,

SIT1602BIE21-25E-20.000000D Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145211743051
package instructionDILCC4,.1,83
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.72
Other featuresENABLE/DISABLE FUNCTION; ALSO COMPATIBLE WITH HCMOS O/P
maximum descent time2 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency20 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
Maximum output low current3 mA
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC4,.1,83
physical size3.2mm x 2.5mm x 0.75mm
longest rise time2 ns
Maximum slew rate4.2 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)

SIT1602BIE21-25E-20.000000D Preview

SiT1602B
Low Power, Standard Frequency Oscillator
Features
Applications
52 standard frequencies between 3.57 MHz and 77.76 MHz
100% pin-to-pin drop-in replacement to quartz-based XO
Excellent total frequency stability as low as ±20 ppm
Operating temperature from -40°C to 85°C. For 125°C and/or
-55°C options, refer to
SiT1618, SiT8918, SiT8920
Low power consumption of 3.5 mA typical at 1.8V
Standby mode for longer battery life
Fast startup time of 5 ms
LVCMOS/HCMOS compatible output
Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5,
5.0 x 3.2, 7.0 x 5.0 mm x mm
Instant samples with
Time Machine II
and
Field Programmable
Oscillators
Ideal for DSC, DVC, DVR, IP CAM, Tablets, e-Books,
SSD, GPON, EPON, etc
Ideal for high-speed serial protocols such as: USB,
SATA, SAS, Firewire, 100M / 1G / 10G Ethernet, etc.
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
For AEC-Q100 oscillators, refer to
SiT8924
and
SiT8925
Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise
stated. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics
Parameters
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
Condition
Refer to
Table 13
for the exact list of supported frequencies
Frequency Range
52 standard frequencies between
MHz
3.57 MHz and 77.76 MHz
-20
-25
-50
-20
-40
1.62
2.25
2.52
2.7
2.97
2.25
45
90%
Frequency Stability
F_stab
Frequency Stability and Aging
+20
ppm
Inclusive of initial tolerance at 25°C, 1st year aging at 25°C,
and variations over operating temperature, rated power
+25
ppm
supply voltage and load.
+50
ppm
Operating Temperature Range
+70
°C
Extended Commercial
+85
°C
Industrial
Supply Voltage and Current Consumption
1.8
1.98
V
Contact
SiTime
for 1.5V support
2.5
2.75
V
2.8
3.08
V
3.0
3.3
V
3.3
3.63
V
3.63
V
3.8
4.5
mA
No load condition, f = 20 MHz, Vdd = 2.8V to 3.3V
3.7
4.2
mA
No load condition, f = 20 MHz, Vdd = 2.5V
3.5
4.1
mA
No load condition, f = 20 MHz, Vdd = 1.8V
4.2
mA
Vdd = 2.5V to 3.3V, OE = GND, Output in high-Z state
4.0
mA
Vdd = 1.8 V. OE = GND, Output in high-Z state
2.6
4.3
ST = GND, Vdd = 2.8V to 3.3V, Output is weakly pulled down
A
1.4
2.5
ST = GND, Vdd = 2.5V, Output is weakly pulled down
A
0.6
1.3
ST = GND, Vdd = 1.8V, Output is weakly pulled down
A
LVCMOS Output Characteristics
1
1.3
55
2
2.5
2
%
ns
ns
ns
Vdd
All Vdds. See Duty Cycle definition in
Figure 3
and
Footnote 6
Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%
Vdd =1.8V, 20% - 80%
Vdd = 2.25V - 3.63V, 20% - 80%
IOH = -4 mA (Vdd = 3.0V or 3.3V)
IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOH = -2 mA (Vdd = 1.8V)
IOL = 4 mA (Vdd = 3.0V or 3.3V)
IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)
IOL = 2 mA (Vdd = 1.8V)
Operating Temperature Range
T_use
Supply Voltage
Vdd
Current Consumption
Idd
OE Disable Current
Standby Current
I_OD
I_std
Duty Cycle
Rise/Fall Time
DC
Tr, Tf
Output High Voltage
VOH
Output Low Voltage
VOL
10%
Vdd
Rev 1.05
July 8, 2020
www.sitime.com
SiT1602B
Low Power, Standard Frequency Oscillator
Table 1. Electrical Characteristics (continued)
Parameters
Symbol
Min.
Typ.
87
1.8
1.8
12
14
0.5
1.3
Max.
30%
150
Unit
Condition
Input Characteristics
Input High Voltage
Input Low Voltage
Input Pull-up Impedance
VIH
VIL
Z_in
70%
50
2
Peak-to-peak Period Jitter
RMS Phase Jitter (random)
T_pk
T_phj
Vdd
Vdd
k
M
ms
ns
ms
ps
ps
ps
ps
ps
ps
Pin 1, OE or ST
Pin 1, OE or ST
Pin 1, OE logic high or logic low, or ST logic high
Pin 1, ST logic low
Startup and Resume Timing
Startup Time
Enable/Disable Time
Resume Time
RMS Period Jitter
T_start
T_oe
T_resume
T_jitt
5
138
5
Jitter
3
3
25
30
0.9
2
f = 75 MHz, Vdd = 2.5V, 2.8V, 3.0V or 3.3V
f = 75 MHz, Vdd = 1.8V
f = 75 MHz, Vdd = 2.5V, 2.8V, 3.0V or 3.3V
f = 75 MHz, Vdd = 1.8V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz
f = 75 MHz, Integration bandwidth = 12 kHz to 20 MHz
Measured from the time Vdd reaches its rated minimum value
f = 77.76 MHz. For other frequencies, T_oe = 100 ns + 3 *
cycles
Measured from the time ST pin crosses 50% threshold
Table 2. Pin Description
Pin
Symbol
[1]
Functionality
Output Enable
H : specified frequency output
L: output is high impedance. Only output driver is disabled.
H
[1]
: specified frequency output
L: output is low (weak pull down). Device goes to sleep mode. Supply
current reduces to I_std.
Any voltage between 0 and Vdd or Open
[1]
: Specified frequency
output. Pin 1 has no function.
Electrical ground
Oscillator output
Power supply voltage
[2]
OE/ST/NC
Top View
VDD
1
OE/ST/NC
Standby
No Connect
2
3
4
GND
OUT
VDD
Power
Output
Power
GND
OUT
Figure 1. Pin Assignments
Notes:
1. In OE or ST mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.
2. A capacitor of value 0.1 µF or higher between Vdd and GND is required.
Rev 1.05
Page 2 of 17
www.sitime.com
SiT1602B
Low Power, Standard Frequency Oscillator
Table 3. Absolute Maximum Limits
Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance
of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.
Parameter
Storage Temperature
Vdd
Electrostatic Discharge
Soldering Temperature (follow standard Pb free
soldering guidelines)
Junction Temperature
[3]
Min.
-65
-0.5
Max.
150
4
2000
260
150
Unit
°C
V
V
°C
°C
Note:
3. Exceeding this temperature for extended period of time may damage the device.
Table 4. Thermal Consideration
[4]
Package
7050
5032
3225
2520
2016
Note:
4. Refer to JESD51 for
JA
and
JC
definitions, and reference layout used to determine the
JA
and
JC
values in the above table.
JA, 4 Layer Board
(°C/W)
142
97
109
117
152
JA, 2 Layer Board
(°C/W)
273
199
212
222
252
JC, Bottom
(°C/W)
30
24
27
26
36
Table 5. Maximum Operating Junction Temperature
[5]
Max Operating Temperature (ambient)
70°C
85°C
Maximum Operating Junction Temperature
80°C
95°C
Note:
5. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.
Table 6. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Temperature Cycle
Solderability
Moisture Sensitivity Level
Condition/Test Method
MIL-STD-883F, Method 2002
MIL-STD-883F, Method 2007
JESD22, Method A104
MIL-STD-883F, Method 2003
MSL1 @ 260°C
Rev 1.05
Page 3 of 17
www.sitime.com
SiT1602B
Low Power, Standard Frequency Oscillator
Test Circuit and Waveform
[6]
Vdd
Vout
Test
Point
tr
80% Vdd
50%
20% Vdd
High Pulse
(TH)
Period
tf
4
Power
Supply
0.1µF
1
3
15pF
(including probe
and fixture
capacitance)
2
Low Pulse
(TL)
Vdd
OE/ST Function
1k
Figure 2. Test Circuit
Note:
6. Duty Cycle is computed as Duty Cycle = TH/Period.
Figure 3. Waveform
Timing Diagrams
Vdd
Vdd
90% Vdd
[7]
50% Vdd
ST Voltage
T_resume
T_start
Pin 4 Voltage
No Glitch
during start up
CLK Output
HZ
CLK Output
HZ
T_start: Time to start from power-off
T_resume: Time to resume from ST
Figure 4. Startup Timing (OE/ST Mode)
Figure 5. Standby Resume Timing (ST Mode Only)
Vdd
50% Vdd
OE Voltage
OE Voltage
T_oe
Vdd
50% Vdd
T_oe
CLK Output
HZ
CLK Output
HZ
T_oe: Time to put the output in High Z mode
T_oe: Time to re-enable the clock output
Figure 6. OE Enable Timing (OE Mode Only)
Note:
7. SiT1602 has “no runt” pulses and “no glitch” output during startup or resume.
Figure 7. OE Disable Timing (OE Mode Only)
Rev 1.05
Page 4 of 17
www.sitime.com
SiT1602B
Low Power, Standard Frequency Oscillator
Performance Plots
[8]
1.8
5.2
5.0
4.8
4.6
4.4
20
15
2.5
2.8
3.0
3.3
DUT1
DUT6
DUT2
DUT7
DUT3
DUT8
DUT4
DUT9
DUT5
DUT10
Frequency (ppm)
10
5
0
-5
-10
-15
-20
Idd (mA)
4.2
4.0
3.8
3.6
3.4
3.2
3.0
10
20
30
40
50
60
70
80
-40
-20
0
20
40
60
80
Figure 8. Idd vs Frequency
Figure 9. Frequency vs Temperature
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
4.0
3.5
55
54
53
RMS period jitter (ps)
3.0
2.5
2.0
1.5
1.0
0.5
46
0.0
10
20
30
40
50
60
70
80
45
10
20
30
40
50
60
70
80
Duty cycle (%)
52
51
50
49
48
47
Figure 10. RMS Period Jitter vs Frequency
Figure 11. Duty Cycle vs Frequency
1.8 V
2.5
2.5 V
2.8 V
3.0 V
3.3 V
2.5
1.8 V
2.5 V
2.8 V
3.0 V
3.3 V
2.0
2.0
Rise time (ns)
Fall time (ns)
1.5
1.5
1.0
1.0
0.5
0.5
0.0
-40
-15
10
35
60
85
0.0
-40
-15
10
35
60
85
Figure 12. 20%-80% Rise Time vs Temperature
Figure 13. 20%-80% Fall Time vs Temperature
Performance Plots
[8]
Rev 1.05
Page 5 of 17
www.sitime.com
Studying Things to Gain Knowledge 04: Finite Angular Displacement is Not a Vector
[i=s] This post was last posted by maychang on 2019-2-23 12:22 Edit[/i] [size=4] In modern times, no matter which version of general physics is used, it will talk about the rotation of a rigid body on...
maychang Integrated technical exchanges
Chang'e 4 lands on the moon
...
maychang Talking
Sinlinx A33 Development Board Linux Interrupt Programming 2--- Program Framework
According to the analysis of the previous post, if you want to implement a key interrupt, you must first know the interrupt number corresponding to the pin, the interrupt number corresponding to LRADC...
babyking Embedded System
Insights on Faster, Better Wi-Fi Deployment in Asia
As Wi-Fi standards expand spectrum and range around the world, countries face different challenges and take different approaches to rollout. Join Jeff Lin as he explores deployment strategies in Asia....
兰博 RF/Wirelessly
【Project source code】NIOS digital photo frame based on dual SDRAM image cache
Based on the previous FramerBuffer_VGA project, a SDRAM is added to be used as video memory. Advantages:1. High-speed image refresh system with built-in video memory, no need to share NIOS's SDRAM mem...
小梅哥 Altera SoC
2.4g antenna impedance Π type circuit debugging
Could anyone provide some examples of antenna impedance matching + Smith chart debugging? The problem I am facing now is: the parameters (such as series-parallel/capacitor-inductor-resistor) calculate...
xxhhzz RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号