ABL-70.0000MHZ-10-J2Q-Q15 datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL-70.0000MHZ-10-J2Q-Q15

ABL-70.0000MHZ-10-J2Q-Q15: DescriptionParallel - 3Rd Overtone Quartz Crystal,; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL-70.0000MHZ-10-J2Q-Q15 Overview

Parallel - 3Rd Overtone Quartz Crystal,

ABL-70.0000MHZ-10-J2Q-Q15 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7202374028
package instruction	HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.08
Other features	AT-CUT; BULK
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - 3RD OVERTONE
Drive level	100 µW
frequency stability	0.01%
frequency tolerance	20 ppm
JESD-609 code	e3
load capacitance	10 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	70 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
physical size	L11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance	80 Ω
surface mount	NO
Terminal surface	BRIGHT TIN

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL Series

Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed

and not Moisture Sensitive - MSL = N/A: Not Applicable

RoHS/RoHS II

11.5 x 5.0 x 3.5 mm

| | | | | | | | | | | | | | |

FEATURES:

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• High-precision TCXO and clock applications

• Microprocessors

STANDARD SPECIFICATIONS:

Parameters

Frequency Range

Minimum

3.579545

Operation mode

34.00

24.01

Operating Temperature

Storage Temperature

Frequency Tolerance

Frequency Stability over the Operating

Temperature ( ref. to +25°C)

Equivalent series resistance (R1)

Shunt capacitance (C0)

Load capacitance (CL)

Drive Level

Aging @ 25°C per year

Insulation Resistance

Drive Level Dependency (DLD,

Minimum 7 points tested: from 1µW to

500µW)

-55

-50

See table 1 below

100

500

±10

25% of Max

ESR

Max ESR in

Table 1

1000

±5

Typical

Maximum

33.999

70.00

50.00

+70

+125

+50

ºC

ppm

Ω

µW

ppm

MΩ

ppm

Ω

MHz

Fundamental AT-

cut (Standard)

OT AT-cut

(Standard)

Fundamental AT-

cut (See options)

See options

Units

Notes

See options

@ 100Vdc ± 15V

Δfrequency (Max –

Min)

ΔESR (Max – Min)

Max ESR over DLD

range

Table 1

Frequency (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

34.000 - 70.00 (3rd O/T)

ESR(Ω) max.

180

120

100

Lorem ipsum

REVISED: 03.27.2018

ABRACON IS

LL C

5101 Hidden Creek Lane Spicewood TX 78669

Phone: 512-371-6159 | Fax: 512-351-8858

For terms and conditions of sale please visit:

www.abracon.com

ABRACON IS

ISO9001-2008

CERTIFIED

Recommended Resources

CD4098 pulse delay circuit

Simple and efficient LED constant current drive circuit diagram

Plastic bag sealing machine circuit_2

Triangle brand steam spray electric iron circuit diagram

Blue Medal 45-793241, 45-793246, 45-793247 instant electric water heater circuit diagram

High-efficiency pulse width modulation regulated power supply circuit diagram composed of NE555

Why do most MCUs operate at 5V?: 5V comes from TTL level, 5 is True, 0 is False, and then the PN node with lower voltage drop was used to derive the 3.3 level.12V and 24V come from car batteries. In the early years, passenger cars ha...; 是酒窝啊 stm32/stm8

CY8CKIT-149 PSoC 4100S Review Summary: [size=4][url=home.php?mod=space&uid=637976]@DDZZ669[/url][/size] [size=4] [url=https://en.eeworld.com/bbs/thread-1060641-1-1.html]【CY8CKIT-149 PSoC 4100S Review】+Unboxing Display[/url] [url=https://bb...; okhxyyo MCU

51 MCU falling edge trigger: Hey guys, why can't my program be triggered by the falling edge? Please help me change it to the falling edge trigger. Thank you very much #include#define uchar unsigned char #define uint unsigned int...; clock飞天 51mcu

Last few hours: Seek help from power experts Vicor + Pulse load power supply design method white paper download gift: {:1_97:}Yes, today is the last day (April 25) for Vicor's white paper downloads with prizes. If you want to ask questions or learn about pulse power supply design solutions, don't miss it~ [size=5][co...; EEWORLD社区 Power technology

NIOS automatic operation (paid answer): Nios (a single qsys core) is debugged online normally, no problem, add other code, resource usage is 52%, nios core always runs away, program runs wrong. Which big guy has encountered similar phenomen...; PBGG FPGA/CPLD

Today's live broadcast: Battery management chip solution design and precautions: Live Topic: Battery Management Chip Solution Design and PrecautionsLive Time: 10:00-11:30 this morningContent Introduction: This seminar will introduce you to the design of Datang NXP's battery manage...; EEWORLD社区 Power technology

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components