EEWORLDEEWORLDEEWORLD

Part Number

Search

TRU050-GFCFA-12M6240000

Description
Phase Locked Loop, CDSO16
CategoryAnalog mixed-signal IC    The signal circuit   
File Size427KB,14 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

TRU050-GFCFA-12M6240000 Overview

Phase Locked Loop, CDSO16

TRU050-GFCFA-12M6240000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4017722521
package instructionSMD-16
Reach Compliance Codecompliant
Country Of OriginUSA
YTEOL5.9
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
JESD-30 codeR-CDSO-G16
JESD-609 codee4
length20.32 mm
Humidity sensitivity level1
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Maximum seat height5.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceGOLD OVER NICKEL
Terminal formGULL WING
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width7.88 mm
TRU050
Complete VCXO based Phase-Locked Loop
Features
Output Frequencies to 65.536 MHz
5.0 V or 3.3Vdc Operation
Tri-State Output
Holdover on Loss of Signal Alarm
VCXO with CMOS Outputs
0/70° or –40/85° Temperature Range
C
Ceramic SMD Package
RoHS/Lead Free Compliant Versions
The TRU050, VCXO based PLL
Description
The VI TRU050 is a user-configurable crystal-based
PLL integrated circuit. It includes a digital phase
detector, op-amp, VCXO and additional integrated
functions for use in digital synchronization
applications. Loop filter software is available as well
SPICE models for circuit simulation.
Applications
Frequency Translation
Clock Smoothing
NRZ Clock Recovery
DSLAM, ADM, ATM, Aggregation, Optical
Switching/Routing, Base Station
Low Jitter PLL’s
Figure 1. TRU050 Block Diagram
Vectron International, 267 Lowell Rd, Unit 102, Hudson NH 03051-4916
Page 1 of 14
Tel: 1-88-VECTRON-1
Web:
www.vectron.com
Rev:
4/12/2016
"Operational Amplifier Parameter Analysis and LTspice Application Simulation" 5, Chapter 3, 4, 5 Sample Reading
Is it for you to read such a good book as an example? You should not read books superficially, but when the content is beyond my scope of work or I can't understand it, I start to read it superficiall...
ddllxxrr Analog electronics
Detailed explanation of TMS320C5535 DSP hybrid programming
1. Introduction to Hybrid Programming In the DSP development process, especially when developing a DSP chip for the first time, developers usually use C language to carry out development work. When it...
Aguilera DSP and ARM Processors
I hit a wall when I used EasyEDA for the first time
Today I am drawing PCB with reference to Sipeed's Tang Nano 9k, because I find EasyEDA more convenient recently. I have used it to export some packages to AD before, and it is suitable for lazy people...
littleshrimp Domestic Chip Exchange
[Repost] Understand the control principle and classification of switching power supplies in one article
[align=left][color=rgb(51, 51, 51)][font="][size=18px]A switching power supply is a voltage conversion circuit. Its main working content is to increase and decrease the voltage. It is widely used in m...
皇华Ameya360 Power technology
Kalman filter and UKF
UKF can be expressed as an uncolored or unbiased Kalman filter. The standard Kalman filter is the best linear filter under the minimum mean square error criterion, that is , it minimizes the mean squa...
fighting Analog electronics
Unboxing and testing the SparkRoad FPGA development board gives me a bad feeling
[i=s]This post was last edited by littleshrimp on 2022-4-1 19:40[/i]I received the development board today. The delivery was quite fast. It came with a packaging box, a development board, and 2 data c...
littleshrimp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号