or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
xpga_12.0
Lattice Semiconductor
ispXPGA Family Data Sheet
ispXPGA Family Overview
The ispXPGA family of devices provides the ideal vehicle for the creation of high-performance logic designs that
are both non-volatile and infinitely re-programmable. Other FPGA solutions force a compromise, being either re-
programmable or non-volatile. This family couples this capability with a mainstream architecture containing the fea-
tures required for today’s system-level design.
The ispXPGA family is available in two options. The standard device supports sysHSI capability for ultra fast serial
communications while the lower-cost “E-Series” supports the same high-performance FPGA fabric without the
sysHSI Block.
Electrically Erasable CMOS (E
2
CMOS) memory cells provide the ispXPGA family with non-volatile capability.
These allow logic to be functional microseconds after power is applied, allowing easy interfacing in many applica-
tions. This capability also means that expensive external configuration memories are not required and that designs
can be secured from unauthorized read back. Internal SRAM cells allow the device to be infinitely reconfigured if
desired. Both the SRAM and E
2
CMOS cells can be programmed and verified through the IEEE 1532 industry stan-
dard. Additionally, the SRAM cells can be configured and read-back through the sysCONFIG™ peripheral port.
The family spans the density and I/O range required for the majority of today’s logic designs, 139K to 1.25M system
gates and 160 to 496 I/O. The devices are available for operation from 1.8V, 2.5V, and 3.3V power supplies, provid-
ing easy integration into the overall system.
System-level design needs are met through the incorporation of sysMEM dual-port memory blocks, sysIO
advanced I/O support, and sysCLOCK Phase Locked Loops (PLLs). High-speed serial communications are sup-
ported through multiple sysHSI blocks, which provide clock data recovery (CDR) and serialization/de-serialization
(SERDES).
The ispLEVER™ design tool from Lattice allows easy implementation of designs using the ispXPGA product. Syn-
thesis library support is available for major logic synthesis tools. The ispLEVER tool takes the output from these
common synthesis packages and place and routes the design in the ispXPGA product. The tool supports floor
planning and the management of other constraints within the device. The tool also provides outputs to common
timing analysis tools for timing analysis.
To increase designer productivity, Lattice provides a variety of pre-designed modules referred to as IP cores for the
ispXPGA product. These IP cores allow designers to concentrate on the unique portions of their design while using
pre-designed blocks to implement standard functions such as bus interfaces, standard communication interfaces,
and memory controllers.
Through the use of advanced technology and innovative architecture the ispXPGA FPGA devices provide design-
ers with excellent speed performance. Although design dependent, many typical designs can run at over 150MHz.
Certain designs can run at over 300MHz. Table 2 details the performance of several building blocks commonly
used by logic designers.
Table 2. ispXPGA Speed Performance for Typical Building Blocks
Function
8:1 Asynch MUX
1:32 Asynch Demultiplexer
8 x 8 2-LL Pipelined Multiplier
32-bit Up/Down Counter
32-bit Shift Register
Performance
150 MHz
125 MHz
225 MHz
290 MHz
360 MHz
2
Lattice Semiconductor
ispXPGA Family Data Sheet
Architecture Overview
The ispXPGA architecture is a symmetrical architecture consisting of an array of Programmable Function Units
(PFUs) enclosed by Input Output Groups (PICs) with columns of sysMEM Embedded Block RAMs (EBRs) distrib-
uted throughout the array. Figure 1 illustrates the ispXPGA architecture. Each PIC has two corresponding sysIO
blocks, each of which includes one input and output buffer. On two sides of the device, between the PICs and the
sysIO blocks, there are sysHSI High-Speed Interface blocks. The symmetrical architecture allows designers to eas-
ily implement their designs, since any logic function can be placed in any section of the device.
The PFUs contain the basic building blocks to create logic, memory, arithmetic, and register functions. They are
optimized for speed and flexibility allowing complex designs to be implemented quickly and efficiently.
The PICs interface the PFUs and EBRs to the external pins of the device. They allow the signals to be registered
quickly to minimize setup times for high-speed designs. They also allow connections directly to the different logic
elements for fast access to combinatorial functions.
The sysMEM EBRs are large, fast memory elements that can be configured as RAM, ROM, FIFO, and other stor-
age types. They are designed to facilitate both single and dual-port memory for high-speed applications.
These three components of the architecture are interconnected via a high-speed, flexible routing array. The routing
array consists of Variable Length Interconnect (VLI) lines between the PICs, PFUs, and EBRs. There is additional
routing available to the PFU for feedback and direct routing of signals to adjacent PFUs or PICs.
The sysIO blocks consist of configurable input and output buffers connected directly to the PICs. These buffers can
be configured to interface with 16 different I/O standards. This allows the ispXPGA to interface with other devices
without the need for external transceivers.
The sysHSI blocks provide the necessary components to allow the ispXPGA device to transfer data at up to
800Mbps using the LVDS standard. These components include serializing, de-serializing, and clock data recovery
(CDR) logic.
The sysCLOCK blocks provide clock multiplication/division, clock distribution, delay compensation, and increased
performance through the use of PLL circuitry that manipulates the global clocks. There is one sysCLOCK block for
each global clock tree in the device.
3
Lattice Semiconductor
Figure 1. ispXPGA Block Diagram
ispXPGA Family Data Sheet
PFU
PIC
sysMEM Block
sysCLOCK PLL
sysHSI Block
sysIO Buffer
Programmable Function Unit
The Programmable Function Unit (PFU) is the basic building block of the ispXPGA architecture. The PFUs are
arranged in rows and columns in the device with PFU (1,1) referring to (row 1, column 1). Each PFU consists of
four Configurable Logic Elements (CLEs), four Configurable Sequential Elements (CSEs), and a Wide Logic Gen-
erator (WLG). By utilizing these components, the PFU can implement a variety of functions. Table 3 lists some of
the function capabilities of the PFU.
There are 57 inputs to each PFU and nine outputs. The PFU uses 20 inputs for logic, and 37 inputs drive the con-
trol logic from which six control signals are derived for the PFU.
Table 3. Function Capability of ispXPGA PFU
Function
Look-up table
Wide logic functions
Multiplexing
Arithmetic logic
Single-port RAM
Double-port RAM
Shift register
LUT-4, LUT-5, LUT-6
Up to 20 input logic functions
2:1, 4:1, 8:1
Dedicated carry chain and booth multiplication logic
16X1, 16X2, 16X4, 32X1, 32X2, 64X1
16X1, 16X2, 32X1
8-bit shift registers (up to 32-bit shift capability)
I recently made a board with a Wheatstone bridge as the signal differential input. After amplification and filtering, the board now has this kind of wave noise. I would like to ask the experts to help...
The electronics industry is facing a new round of environmental impact 2006-7-20The EU environmental directive (RoHS Directive) was implemented on July 1. Industry insiders predict that one-third of s...
Current Status and Trends of Taiwan's IC Design Industry2001-11-6 1. IntroductionThe separation of IC design and integrated circuit manufacturing began in the 1980s. This interactive business model of...
[i=s]This post was last edited by lingking on 2019-5-6 09:13[/i] Some time ago, I used my STM32 development board to do an experiment to read BMP image files and display them on LCD. The effect was pr...
Universal HDMI driver board, with super compatibility for HDMI signal device input, built-in speakers, headphones, TF card functions, is a new function driver board kit, suitable for projectors, PS4/P...
[i=s]This post was last edited by yanbao on 2021-2-4 12:51[/i]Today, 20210204, Little New Year. The Lunar New Year is coming soon. Looking back on the whole year of 2020 , there are too many things to...
According to a post on the Korean blog Naver, Apple is developing a model called "iPad mini Pro" that is expected to be launched in the second half of this year. The device will have an 8.7-inc...[Details]
What is EMC (Electromagnetic Compatibility or Electromagnetic Compliance) testing? EMC testing is electromagnetic compatibility testing. EMC is the interaction between electrical equipment and its ...[Details]
A few days ago, hydrogen fuel concept stock Nikola soared like crazy, surpassing the old car manufacturer Ford just after listing. This process took Tesla, another new energy concept stock, 7 years, ...[Details]
The previous article talked about driver installation, debugger connection and how to install W7100A / W7100 Debugger. Today we will continue with the introduction of the Debugger menu. I hope it will...[Details]
Hard-core Chinese Chip, the top annual event of the semiconductor industry chain in 2019! Summit Background Chips have become a hot topic among the Chinese people. There are also end...[Details]
High-frequency switching power supply systems have many advantages, such as small size, light weight, high efficiency and energy saving, small output ripple, small output noise voltage and good dyn...[Details]
Since its official establishment in 1990, ARM has continuously made breakthroughs in the development of 32-bit RISC (Reduced Instruction Set Computer) CPUs, and its structure has evolved from V3 to...[Details]
With the development trend of small and portable electronic products, rechargeable batteries are more and more widely used. There are many kinds of batteries on the market, and the quality varies. I...[Details]
The unveiling ceremony of Intel's artificial intelligence education, teaching and research, and teacher training base was held at Guangzhou Light Industry Vocational School. Nearly 100 leaders, exper...[Details]
The motor converts electrical energy into mechanical energy and drags objects to move. What users are concerned about is whether the motor can run stably at a given speed. There are many factors ...[Details]
Acceleration detection circuit MMA7260 is a low-cost, low-power single-chip integrated three-axis acceleration sensor designed and produced by Freescale using MEMS technology. It is powered by ...[Details]
For those countries that cannot be self-sufficient in energy, solar energy and other alternative energy sources have indisputable advantages, which can help them achieve the goal of reducing fossil f...[Details]
As orders continue to recover, Japan's machine tool industry is not only facing the impact of continued shortages of semiconductors, but also difficulties in purchasing other components such as ball ...[Details]
Electronic measuring instruments infrared thermometers can be divided into monochrome thermometers and two-color thermometers (radiation colorimetric thermometers) according to the principle. For mo...[Details]
On June 1, Hyundai Motor Group's first overseas hydrogen fuel cell system R&D, production and sales base "HTWO Guangzhou" was officially completed in Huangpu District, Guangzhou City, Guangdong Provi...[Details]
Analog electronics
京公网安备 11010802033920号
EEWORLD
