EEWORLDEEWORLDEEWORLD

Part Number

Search

CWR09FB227MBABULK

Description
Tantalum Capacitor, Polarized, Tantalum (dry/solid), 10V, 20% +Tol, 20% -Tol, 220uF, Surface Mount, CHIP
CategoryPassive components    capacitor   
File Size62KB,1 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

CWR09FB227MBABULK Overview

Tantalum Capacitor, Polarized, Tantalum (dry/solid), 10V, 20% +Tol, 20% -Tol, 220uF, Surface Mount, CHIP

CWR09FB227MBABULK Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1678689349
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6
capacitance220 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
JESD-609 codee4
Manufacturer's serial numberTAZ
Installation featuresSURFACE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingBULK
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)10 V
GuidelineMIL-PRF-55365/11
surface mountYES
Terminal surfaceGold (Au)
Terminal shapeWRAPAROUND
TAZ Series
CWR29 - MIL-PRF-55365/11
Fully qualified to MIL-PRF-55365/4, this series represents the most flexible of surface mount form fac-
tors, offering eight case sizes (A through H). This series is fully interchangeable with CWR06 conformal
types, while offering the advantages of molded body/compliant termination construction, polarity and
capacitance. The molded construction is compatible with a wide range of SMT board assembly
processes including wave or reflow solder, conductive epoxy or compression bonding techniques. The
five smaller cases are characterized by their low profile construction, with the A case being the world’s
smallest molded military tantalum. There are three termination finishes available: fused solder plated
(“K” per MIL-PRF-55365), hot solder dipped (“C”) and gold plated (“B”). In addition, the molding com-
pound has been selected to meet the requirements of UL94V-0 and outgassing requirements of NASA
SP-R-0022A.
Check for up-to-date CV Tables at
http://www.avx.com/docs/catalogs/taz.pdf
HOW TO ORDER
CWR09
Tantalum
Surface Mount
J
Voltage
Code
C = 4Vdc
D = 6Vdc
F = 10Vdc
H = 15Vdc
J = 20Vdc
K = 25Vdc
M = 35Vdc
N = 50Vdc
^
Termination
Finish
K = Solder Fused
C = Hot Solder
Dipped
B = Gold Plated
225
Capacitance
Code
pF code:
1st two digits
represent
significant
figures 3rd digit
represents
multiplier
(number of zeros
to follow)
*
Capacitance
Tolerance
M = ±20%
K = ±10%
J = ±5%
@
Reliability
Grade
Weibull: B =
0.1%/1000 Hrs.
(90% C =
0.01%/1000
Hrs. conf.)
Comm: Z =
Non ER
+
Surge Test
Option
A = 10 cycles,
+25°C
B = 10 cycles,
-55°C &
+85°C
C = 10 cycles,
-55°C &
+85°C
before
Weibull
Packaging
Bulk = Standard
\TR = 7" T&R
\TR13 = 13" T&R
\W = Waffle
Type
Capacitance
µF
Code
0.10
104
0.15
154
0.22
224
0.33
334
0.47
474
0.68
684
1.0
105
1.5
155
2.2
225
3.3
335
4.7
475
6.8
685
10
106
15
156
22
226
33
336
47
476
68
686
100
107
150
157
220
227
330
337
4V (C)
6V (D)
10V (F)
Rated voltage DC (V
R
) at 85ºC
15V (H)
20V (J)
25V (K)
35V (M)
A
A
A
A
A/B
A/C
B/D
B/E
B/D
D/E/F
E
E/G
F/H
G
G
H
A/B
A/C
B/D
B/E
B/D/E
D/E/F
E
F/G
F/G/H
G
G
H
H
A/B
A/C
B/C/D
B/C/D/E
B/C/D/E
D/E/F
E
F/G
F/G/H
G
G/H
H/X
H
A
A
A/B
A/C
B/D
B/C/D/E
D/E
D/E/F
E/F
F/G
F/G/H
G/H
G/H
H
A
A/B
A/B
B/C
B/D
D/E
E
E/F
E/F
F/G
G/H
H
H/X
A
A
B
B/C
D
D/E
E
F
F/G
G
G/H
G/H/X
H/X
A
A
B
C
D
E
F
G
G/H
H
X
50V (N)
A
A
B
B
C
D
E
F
F
G
H
46
FAQ_How to test Mesh low power nodes
Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...
nmg ST - Low Power RF
How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits
0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...
led2015 Power technology
FPGA Implementation of Digital Signal Processing.pdf
FPGA Implementation of Digital Signal Processing.pdf...
zxopenljx EE_FPGA Learning Park
Phase-Locked Loop (PLL) Basics
Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...
qwqwqw2088 Analogue and Mixed Signal
Mir MYC-YT507 development board review: review video summary
Mir MYC-YT507 development board review: unboxing, onboard resources introduction and mirroring experienceMir MYC-YT507 development board review: Play NES games with the FamicomMir MYC-YT507 developmen...
qinyunti Domestic Chip Exchange
【GD32450I-EVAL】+ 03 Basic usage of library functions - taking key interrupt as an example
[i=s]This post was last edited by DDZZ669 on 2020-9-18 22:05[/i]The previous article " 【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test " introduced t...
DDZZ669 GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号