EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ASTMLPFL-25-26.000MHZ-EJ-NR-T3

Description
LVCMOS Output Clock Oscillator, 26MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size3MB,13 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ASTMLPFL-25-26.000MHZ-EJ-NR-T3 Overview

LVCMOS Output Clock Oscillator, 26MHz Nom, SMD, 4 PIN

ASTMLPFL-25-26.000MHZ-EJ-NR-T3 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7283545140
Reach Compliance Codecompliant
Other featuresTR, 13 INCH
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency26 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS
Output load15 pF
physical size5.0mm x 3.2mm x 0.75mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
(1) Unpacking and setting up the IAR environment
UnboxingFirst of all, the activity actually requires an order to be placed on Taobao. Through the operation of coupons + shipping refunds, the reviewers do not actually need to spend any money.I recei...
lbbook GD32 MCU
When do you use the RF interface? When do you use the Bluetooth interface?
Designers have many choices when it comes to wireless connectivity in a wide range of applications, from human interface devices (HIDs) to remote sensors for the Internet of Things (IoT). One of the m...
Jacktang RF/Wirelessly
Free trial review | Telink's new generation of low-power, high-performance multi-protocol wireless kit B91
Click here to apply for a free review | Telink's new generation of low-power, high-performance multi-protocol wireless kit B91Product IntroductionB91 Universal Starter Kit The B91 Universal Starter Ki...
okhxyyo RF/Wirelessly
DONT_TOUCH Constraint
Applying DONT_TOUCH constraints to the signals in the design can prevent these signals from being optimized out during the synthesis compilation process. For example, some signal nodes may be optimize...
ove学习使我快乐 FPGA/CPLD
【National Technology N32G430】05 The page is initially displayed, system composition
05 The page is initially displayed, system composition In order to ensure that the tests are carried out in an orderly manner and displayed effectively, the page display is prepared before the test, s...
秦天qintian0303 Domestic Chip Exchange
What is the model of MARKING's power chip for GKN? Package SOT23-6
As shown in the figure...
liunixy Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号