EEWORLDEEWORLDEEWORLD

Part Number

Search

CY3732VP100-83BBXC

Description
5V, 3.3V, ISRTM High-Performance CPLDs
File Size1MB,64 Pages
ManufacturerCypress Semiconductor
Download Datasheet View All

CY3732VP100-83BBXC Overview

5V, 3.3V, ISRTM High-Performance CPLDs

Ultra37000 CPLD Family
5V, 3.3V, ISR™ High-Performance CPLDs
Features
• In-System Reprogrammable™ (ISR™) CMOS CPLDs
— JTAG interface for reconfigurability
— Design changes do not cause pinout changes
— Design changes do not cause timing changes
• High density
— 32 to 512 macrocells
— 32 to 264 I/O pins
— Five dedicated inputs including four clock pins
• Simple timing model
— No fanout delays
— No expander delays
— No dedicated vs. I/O pin delays
— No additional delay through PIM
— No penalty for using full 16 product terms
— No delay for steering or sharing product terms
• 3.3V and 5V versions
• PCI-compatible
[1]
• Programmable bus-hold capabilities on all I/Os
• Intelligent product term allocator provides:
— 0 to 16 product terms to any macrocell
— Product term steering on an individual basis
— Product term sharing among local macrocells
• Flexible clocking
— Four synchronous clocks per device
— Product term clocking
— Clock polarity control per logic block
• Consistent package/pinout offering across all densities
— Simplifies design migration
— Same pinout for 3.3V and 5.0V devices
• Packages
— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,
BGA, and Fine-Pitch BGA packages
— Lead(Pb)-free packages available
Note:
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
CC
, PCI V
IH
= 2V.
General Description
The Ultra37000™ family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own
product term array, product term allocator, and 16 macrocells.
The PIM distributes signals from the logic block outputs and all
input pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and
In-System Reprogrammable (ISR), which simplifies both
design and manufacturing flows, thereby reducing costs. The
ISR feature provides the ability to reconfigure the devices
without having design changes cause pinout or timing
changes. The Cypress ISR function is implemented through a
JTAG-compliant serial interface. Data is shifted in and out
through the TDI and TDO pins, respectively. Because of the
superior routability and simple timing model of the Ultra37000
devices, ISR allows users to change existing logic designs
while simultaneously fixing pinout assignments and
maintaining system performance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification,
meeting the electrical and timing requirements. The
Ultra37000 family features user programmable bus-hold
capabilities on all I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can
support 5V or 3.3V I/O levels. V
CCO
connections provide the
capability of interfacing to either a 5V or 3.3V bus. By
connecting the V
CCO
pins to 5V the user insures 5V TTL levels
on the outputs. If V
CCO
is connected to 3.3V the output levels
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
CCO
pins, reducing the device’s power consumption. These
devices support 3.3V JEDEC standard CMOS output levels,
and are 5V-tolerant. These devices allow 3.3V ISR
programming.
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 25, 2004
[Evaluation of SGP40] +UART communication test sensor
[i=s]This post was last edited by damiaa on 2021-2-10 12:07[/i][Evaluation of SGP40] +UART communication test sensor 1) SEK-SVM40 supports I2C and UART communication. There is a detailed introduction ...
damiaa Sensor
[Silicon Labs BG22-EK4108A Bluetooth Development Evaluation] 2. Development Environment Construction
Silicon Labs BG22-EK4108A is developed using Silicon Labs' own Simplicity Studio V5. This IDE is based on eclipse, but it is super smooth and easy to use. Whether it is SDK update or automatic board r...
dql2016 Development Kits Review Area
It’s not fun anymore. The delivery time of 4G modules is about 4-6 weeks.
[i=s]This post was last edited by qwqwqw2088 on 2022-3-16 16:52[/i]It's not fun anymore. The supplier just called and said that the delivery time of 4G modules is about 4-6 weeks, and they have to be ...
qwqwqw2088 RF/Wirelessly
ARM or x86? Who will stand out in the future industrial SBC digital industry?
[align=left][font=宋体]For the past 30 years, the industrial PC market has been dominated by x86 processors, which should come as no surprise given their use in desktop PCs. From fanless rugged box comp...
朗锐智科 Embedded System
ST MEMS Device Resource Library-Development Platform Application Guide
ST MEMS Device Resource Library: [url=https://en.eeworld.com/bbs/thread-1062330-1-1.html]Click to enter[/url] [align=left][font=微软雅黑][b][size=11pt][b]Sublibrary: Development Platform[/b][/size][/b][b]...
nmg MEMS sensors
[Raspberry Pi Pico Review] Driver for the digital tube display module
Digital tube is a commonly used display device. When using it, it is necessary to match the LED with a current limiting resistor, and add a driving circuit when using a multi-digit digital tube. For e...
jinglixixi DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号