DSC8123 Series
2.5 to 3.3V
PureSilicon™ Programmable LVDS Oscillator
Advance Datasheet
General Description
The DSC8123 is a field programmable silicon
MEMS based LVDS oscillator offering excellent
jitter and stability performance over a wide
range of supply voltages and temperatures.
Using the TIMEFLASH programmer, the end
user can program the DSC8123 from 10 to
425MHz in increments of 100Hz (up to four
decimal point resolution).
Available in industry standard 7X5mm and
5X3.2 packages, the DSC8123 is a “drop-in”
replacement for a standard 6 pin quartz
oscillator. Employing semiconductor packaging
techniques, the DSC8123 is also available in a
3.2X2.5mm package that is the industry’s
smallest package for differential output devices.
The DSC8123 is electrically identical to the
DSC1123.
Features
•
•
•
•
•
•
•
•
•
•
Block Diagram
Pin 1
Frequency Range: 10 to 425MHz
Low Integrated Phase Noise Jitter
o
<3 ps rms: 12kHz to 20MHz
o
<1 ps rms: 100kHz to 20MHz
o
<0.7 ps rms: 200kHz to 20MHz
Current: <40ma
Output Enable/Disable Function
Operating voltage
o
2.25 to 3.60V (absolute max)
Exceptional Stability over Temperature
o
±15 PPM, ±25 PPM ±50 PPM
Operating Temperature Range
o
Industrial -40ºC to 85ºC
o
Ext. Commercial -20ºC to 70ºC
Ultra Miniature Footprint
o
3.2 x 2.5 x 0.85 mm
o
5.0 x 3.2 x 0.85 mm
o
7.0 x 5.0 x 0.85 mm
Lead Free, RoHS & Reach SVHC
Compliant
LVPECL & HCSL versions available
Standby#
Pin 6
Vdd
Output
MEMS
Oscillator
Phase Locked
Loop
Differential
Output
Driver
Pin 5
Benefits
•
•
•
•
•
•
Pin 4
Output
Temperature
Sensor &
Compensation
Circuitry
Sigma Delta
Modulator
Pin for pin “drop in” replacement for
industry standard 6 pin oscillators
Frequency Resolution to 4 decimals
Small Plastic package
Cost Effective Solution
Excellent Immunity to Mechanical
Shock and Vibration
Semiconductor level reliability,
significantly better than quartz
Pin 2
NC
Pin 3
GND
Enable Function
Enable
(pin 1)
(pin 4 & 5)
Applications
Outputs
Hi Level
Open
(no connect)
Low Level
Outputs Active
Outputs Active
High Impedance
•
•
•
•
•
•
10G/1G Ethernet
Storage Area Networks
PON
Server & Storage Platforms
HD Video
SAS / Fibre Channel
All Rights Reserved. No part of this document may be copied or reproduced in any form without the prior written permission of Discera, Inc. Discera Inc. may update or make
changes to the contents, products, programs or services described at any time without notice. This document neither states nor implies any kind of warranty, including, but not
limited to implied warranties of merchantability or fitness for a particular use.
Page 1 | 2010-3-16
DSC8123 Series
Item
Min.
-0.3
-0.3
-
-55
-
-
2.5 to 3.3V
PureSilicon™ Programmable LVDS Oscillator
Absolute Maximum Ratings
Max
Supply Voltage
Input Voltage
Junction Temp
Storage Temp
Soldering Temp
ESD
HBM
MM
CDM
+4.0
VDD+0.3
+150
+150
+260
4000
400
1500
Unit
V
V
°C
°C
°C
V
Condition
Ordering Code
DSC1123
Family
CE1
-
156.2500
T
40 sec max.
Package, Temp
& Stability
Output Freq
10.0 to 425MHz
Tape/
Reel
* See Ordering Information for details
Specifications
Parameter
Supply Voltage
1
Supply Current
Frequency
Frequency Tolerance
Industrial
Extended Commercial
Aging
Output Offset Voltage
Delta Offset Voltage
Pk to Pk Output Swing
Output Transition time
2
Rise Time
Fall Time
Startup Time
3
Output Duty Cycle
Input Logic Levels
Input logic high
Input logic low
Output Disable Time
Output Enable Time
Enable Pull-Up
Resistor
4
Period Jitter
Integrated Phase Noise
Notes:
1.
2.
3.
4.
Symbol
Vdd
I
DD
f
0
Condition
R
L
=100Ω
T=25°C
Single Frequency
Includes frequency
variations due to initial
tolerance, temperature and
power supply voltage
1 year @25°C
R
L
=100Ω Differential
Min.
2.25
Typ.
Max.
3.6
40
425
±15,±25,±50
±15,±25,±50
±5
1.4
50
Unit
V
mA
MHz
10
28
Δf
Δf
ppm
ppm
Volts
mV
mV
ps
ms
%
Volts
ns
us
kΩ
ps
RMS
ps
RMS
1.125
350
300
t
R
t
F
t
SU
SYM
V
IH
V
IL
t
DA
t
EN
T=25°C
20%/80%
T=25°C
45
0.75*V
DD
-
10
55
-
0.25* V
DD
100
5
33
4
J
CC
12kHz – 20MHz Band
100kHz – 20MHz Band
200kHz – 20MHz Band
<3
<1
<0.7
Pin 6 (Vdd) should filtered with 0.1uf capacitor
Output Waveform and Test Circuit figures below define these parameters
Output frequency to within 100ppm of final stable output frequency.
Output is enabled if pad is floated or connected to vdd
DISCERA, Inc.
●
Phone: +1 (408) 432-8600
1961 Concourse Drive, Suite E,
●
Fax: +1 (408) 432-8609
San Jose, California
95131
●
Email: sales@discera.com
●
●
USA
www.discera.com
All Rights Reserved. No part of this document may be copied or reproduced in any form without the prior written permission of Discera, Inc. Discera Inc. may update or make
changes to the contents, products, programs or services described at any time without notice. This document neither states nor implies any kind of warranty, including, but not
limited to implied warranties of merchantability or fitness for a particular use.
Page 2 | 2010-3-16
DSC8123 Series
Output Waveform
2.5 to 3.3V
PureSilicon™ Programmable LVDS Oscillator
Typical DC Termination Scheme
Vdd
0.10
6
2
3
5
100 Ohms
Output
4
100
Output
Test Circuit
All Rights Reserved. No part of this document may be copied or reproduced in any form without the prior written permission of Discera, Inc. Discera Inc. may update or make
changes to the contents, products, programs or services described at any time without notice. This document neither states nor implies any kind of warranty, including, but not
limited to implied warranties of merchantability or fitness for a particular use.
Page 3 | 2010-3-16
京公网安备 11010802033920号
EEWORLD
