SFE453226-4R7M-R-LF datasheet, PDF

SFE453226-4R7M-R-LF: DescriptionGeneral Purpose Inductor, 4.7uH, 1 Element, Ferrite-Core, SMD, CHIP, 1813; CategoryPassive components inductor; File Size61KB，1 Pages; ManufacturerFenfa Electronics Ltd; Websitehttp://www.coilsfenfa.com

Download Datasheet Parametric View All

SFE453226-4R7M-R-LF Overview

General Purpose Inductor, 4.7uH, 1 Element, Ferrite-Core, SMD, CHIP, 1813

Parameter Name	Attribute value
Objectid	1145505968
Reach Compliance Code	unknown
ECCN code	EAR99
core material	FERRITE
DC Resistance	0.15 Ω
Nominal inductance(L)	4.7 µH
Inductor Applications	POWER INDUCTOR
Inductor type	GENERAL PURPOSE INDUCTOR
Manufacturer's serial number	SFE453226
Number of functions	1
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Maximum rated current	750 A
Shape/Size Description	RECTANGULAR PACKAGE
shield	NO
surface mount	YES
Terminal location	DUAL ENDED
Terminal shape	ONE SURFACE
Test frequency	1 MHz

EEWORLD University Hall----Unix Operating System: Unix operating system : https://training.eeworld.com.cn/course/5188I. Main Contents of the Course1. Introduce the characteristics and use of UNIX operating system;2. Master the basic structure and app...; 抛砖引玉 MCU

Let's publish an original hydrology article "L-band small PA": Share a small L- band PA I searched Baidu for information about L -band PA and found everything.First of all, how to define the origin of L bandLet's get into the topic Let's verify it from a theoreti...; btty038 RF/Wirelessly

Adafruit LIS2MDL Triple Axis Magnetometer Manual with Code: ...; littleshrimp MEMS sensors

Recruiting embedded software development engineers: Headhunting Position [Shenzhen] Job Responsibilities: 1. Responsible for the design of UAV flight control embedded system architecture, module function development and verification; 2. Responsible for...; ff318421749 Recruitment

TDC - Time to Digital Converter: When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...; FPGA菜鸡 EE_FPGA Learning Park

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components