EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

RIAN08TTEB241JHDY

Description
Array/Network Resistor, Isolated, Thin Film, 0.4W, 240ohm, 100V, 5% +/-Tol, -100,100ppm/Cel, 1915,
CategoryPassive components    The resistor   
File Size217KB,2 Pages
ManufacturerKOA
Environmental Compliance
Download Datasheet Parametric View All

RIAN08TTEB241JHDY Overview

Array/Network Resistor, Isolated, Thin Film, 0.4W, 240ohm, 100V, 5% +/-Tol, -100,100ppm/Cel, 1915,

RIAN08TTEB241JHDY Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid734862129
Reach Compliance Codecompliant
Country Of OriginIndia, Japan
ECCN codeEAR99
YTEOL6.6
structureRectangular
JESD-609 codee3
Network TypeIsolated
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height1.6 mm
Package length4.83 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width3.81 mm
method of packingTR, 13 Inch
Rated power dissipation(P)0.4 W
resistance240 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesR(X)A
size code1915
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance5%
Operating Voltage100 V
I'm a newbie and would like to ask for the code of an electronic combination lock!
The code I found on the Internet mainly realizes the keyboard scanning function of the electronic password lock. However, I am not well-educated and have only a superficial understanding of C language...
落魄IV MCU
Proteus simulation: Generate square wave, sine wave, sawtooth wave and triangle wave
This proteus simulation was made by a netizen. It can generate square waves, sine waves, sawtooth waves and triangle waves, and the waveform can also be adjusted using buttons. However, it may be a bi...
Aguilera Microcontroller MCU
Motion Estimation Algorithm Design and FPGA Implementation.pdf
Motion Estimation Algorithm Design and FPGA Implementation.pdf...
zxopenljx EE_FPGA Learning Park
Purgatory Legend-Generate War.pdf
Purgatory Legend-Generate War...
雷北城 FPGA/CPLD
What Ceddie said - the nerve center of RFID technology - middleware
RFID is one of the top ten strategic technologies that enterprises are recommended to consider introducing in 2005, and middleware can be called the core of RFID operation because it can accelerate th...
JasonYoo RF/Wirelessly
In FPGA design, timing is everything
When your FPGA design fails to meet timing, the reason may not be obvious. The solution depends not only on using FPGA implementation tools to optimize the design to meet timing requirements, but also...
fish001 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号