EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT9121AI-2B1-33S220.000000T

Description
CRYSTAL OSCILLATOR, CLOCK, LVDS OUTPUT
CategoryPassive components    oscillator   
File Size1MB,13 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT9121AI-2B1-33S220.000000T Overview

CRYSTAL OSCILLATOR, CLOCK, LVDS OUTPUT

SIT9121AI-2B1-33S220.000000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid8246981336
package instructionSOLCC6,.1,43
Reach Compliance Codecompliant
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.89
Other featuresSTANDBY; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency220 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeSOLCC6,.1,43
physical size3.2mm x 2.5mm x 0.75mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.7 ns
Maximum slew rate69 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
SiT9121
1 MHz − 220 MHz High Performance Differential Oscillator
Features
Applications
Any frequency between 1 MHz and 220 MHz accurate
to 6 decimal places
LVPECL and LVDS output signaling types
0.6ps RMS phase jitter (random) over 12 kHz to 20 MHz
bandwidth
Frequency stability as low as ±10 ppm
Industrial and extended commercial temperature ranges
Industry-standard packages: 3.2 x 2.5, 5.0 x 3.2 and
7.0 x 5.0 mm x mm
For other frequencies, refer to
SiT9120
and
SiT9122
datasheets
10 GB Ethernet, SONET, SATA, SAS, Fibre Channel,
PCI-Express
Telecom, networking, instrumentation, storage, server
Electrical Characteristics
Table 1. Electrical Characteristics
Parameters
Supply Voltage
Symbol
Vdd
Min.
2.97
2.25
2.25
Output Frequency Range
Frequency Stability
f
F_stab
1
-10
-20
-25
-50
First Year Aging
10-year Aging
Operating Temperature Range
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
F_aging1
F_aging10
T_use
VIH
VIL
Z_in
-2
-5
-40
-20
70%
2
Start-up Time
Resume Time
Duty Cycle
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Standby Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
OE Enable/Disable Time
RMS Period Jitter
T_start
T_resume
DC
Idd
I_OE
I_leak
I_std
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_oe
T_jitt
45
Vdd-1.1
Vdd-1.9
1.2
RMS Phase Jitter (random)
T_phj
Typ.
3.3
2.5
100
6
6
61
1.6
300
1.2
1.2
1.2
0.6
Max.
3.63
2.75
3.63
220
+10
+20
+25
+50
+2
+5
+85
+70
30%
250
10
10
55
69
35
1
100
30
Vdd-0.7
Vdd-1.5
2.0
700
115
1.7
1.7
1.7
0.85
Unit
V
V
V
MHz
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
Vdd
Vdd
ms
ms
%
mA
mA
A
A
mA
V
V
V
ps
ns
ps
ps
ps
ps
25°C
25°C
Industrial
Extended Commercial
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value.
In Standby mode, measured from the time
ST
pin crosses
50% threshold.
Contact SiTime
for tighter duty cycle
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Inclusive of initial tolerance, operating temperature,
rated power supply voltage, and load variations
Termination schemes in
Figures 1 and 2
- XX ordering code
Condition
LVPECL and LVDS, Common Electrical Characteristics
LVPECL, DC and AC Characteristics
ST
= Low, for all Vdds
Maximum average current drawn from OUT+ or OUT-
See
Figure 1(a)
See
Figure 1(a)
See
Figure 1(b)
20% to 80%, see
Figure 1(a)
f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, VDD = 3.3V or 2.5V
f = 212.5 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdds
Rev 1.08
August 17, 2019
www.sitime.com
"Recommend Chinese chips" + domestic FPGA
1. Recommended domestic FPGA manufacturers: Tsinghua Unigroup It has a certain ability to replace FPGA industrial boards. For example, for the PGL12G chip, ALINX has relatively matching development ki...
不足论 Domestic Chip Exchange
[Rawpixel RVB2601 Creative Application Development] Running Routine HELLOWORLD
PrefaceThe previous article briefly introduced the software and hardware environment of the RVB2601 development board. This time, let's run a sample program. We usually start with hello world. Normall...
laocuo1142 XuanTie RISC-V Activity Zone
EEWORLD University ---- Microwave Technology Basics
Fundamentals of Microwave Technology : https://training.eeworld.com.cn/course/50291. Introduction (2 hours)Microwaves and their characteristics; Applications of microwave technology; Pilot waves and t...
JFET Analog electronics
How to deploy and install docker service on arm platform
How to deploy and install docker service on arm platformThe hardware platform used in this tutorial is Allwinner A40I, the operating system is Ubuntu 18.04, and the kernel is 3.10.108 (the kernel is v...
wateras1 Linux and Android
Solar photovoltaic grid-connected power generation and its inverter control
Need help with solar photovoltaic grid-connected power generation and its inverter control PDF download. . . . . . . . . . . . . . . . . . . . ....
木头人切 Switching Power Supply Study Group
MPLAB SNAP is finally here
MPLAB SNAP finally arrived, but it was delayed for a week because of the Mid-Autumn Festival. The board is small and delicate. Seeing MPLAB SNAP suddenly reminded me of the AVR Dragon....
dcexpert MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号