ME72XADFREQ-OUT7 datasheet, PDF

ME72XADFREQ-OUT7: DescriptionPECL 10KH Output Clock Oscillator, 19.44MHz Min, 155.52MHz Max, DIP-4; CategoryPassive components oscillator; File Size51KB，1 Pages; ManufacturerMtronPTI; Websitehttp://www.mtronpti.com

Download Datasheet Parametric View All

ME72XADFREQ-OUT7 Overview

PECL 10KH Output Clock Oscillator, 19.44MHz Min, 155.52MHz Max, DIP-4

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	MtronPTI
Reach Compliance Code	unknown
maximum descent time	2.5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	500%
Manufacturer's serial number	ME
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	155.52 MHz
Minimum operating frequency	19.44 MHz
Maximum operating temperature	85 °C
Minimum operating temperature
Oscillator type	PECL 10KH
Output load	130 OHM
physical size	20.8mm x 13.2mm x 5.1mm
longest rise time	2.5 ns
Nominal supply voltage	5 V
surface mount	NO
maximum symmetry	40/60 %

Problem with statements: [Ask if you don't understand] I am learning CPLD by myself, and I have been looking at a lot of program examples as shown in the figure. [1] In the data flow description program, assign #, I saw in th...; shaorc FPGA/CPLD

【ESP32 Learning】Light up the lamp: [i=s]This post was last edited by dcexpert on 2018-7-28 16:55[/i] As usual, we start with lighting up the LED. On ESP32, there is no predefined LED object. We cannot use pyb.LED(1).on() to light up th...; dcexpert MicroPython Open Source section

TMS320F28027 ADC zero offset calibration: [backcolor=white][color=#000000]The zero offset error is defined as the result obtained when converting a voltage at VREFLO. This fundamental error affects all conversions of the ADC, including full-s...; Jacktang DSP and ARM Processors

I need software to configure the registers of AD9361: I'm begging for the software to configure the registers of AD9361. Thank you. If anyone has it, please send it to [email]32875778@QQ.COM[/email],...; shanxizhb ADI Reference Circuit

EEWORLD University Hall----ADI online seminar simplifies and accelerates active filter design: ADI online seminar simplifies and accelerates active filter design : https://training.eeworld.com.cn/course/4790The success of a system design depends on proper signal conditioning in the signal path....; JFET Analog electronics

Detailed explanation of the BLE connection establishment process: [p=25, null, left][color=rgb(51, 51, 51)][font=微软雅黑]Why can the same phone connect to some devices but not others? Why can the same device connect to some phones but not others? Why can the same phone...; alan000345 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components