• 10 differential outputs from one differential input
• Spread-Spectrum-compatible
• Low jitter (cycle-to-cycle): < 75
• Very low skew: < 100 ps
• Power management control input
• High-impedance outputs when input clock < 20 MHz
• 2.6V operation
• Pin-compatible with CDC857-2 and -3
• 48-pin TSSOP and 40 QFN package
• Industrial temperature of –40°C to 85°C
• Conforms to JEDEC DDR specification
Description
The CY2SSTV857-32 is a high-performance, low-skew,
low-jitter zero-delay buffer designed to distribute differential
clocks in high-speed applications. The CY2SSTV857-32
generates ten differential pair clock outputs from one differ-
ential pair clock input. In addition, the CY2SSTV857-32
features differential feedback clock outpts and inputs. This
allows the CY2SSTV857-32 to be used as a zero delay buffer.
When used as a zero delay buffer in nested clock trees, the
CY2SSTV857-32 locks onto the input reference and translates
with near-zero delay to low-skew outputs.
Block Diagram
3
2
Pin Configuration
Y0
Y0#
Y1
Y1#
Y2
Y2#
Y3
Y3#
Y4
Y4#
Y5
Y5#
Y6
Y6#
Y7
Y7#
Y8
Y8#
Y9
Y9#
FBOUT
FBOUT#
VS S
Y0 #
Y0
VD D Q
Y1
Y1 #
VS S
VS S
Y2 #
Y2
VD D Q
VD D Q
CLK
C LK#
VD D Q
AVD D
AVS S
VS S
Y3 #
Y3
VD D Q
Y4
32
33
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VS S
Y5 #
Y5
VD D Q
Y6
Y6 #
VS S
VS S
Y7 #
Y7
VD D Q
PD#
FB IN
FB IN #
VD D Q
FB O U T #
FB O U T
VS S
Y8 #
Y8
VD D Q
Y9
Y9 #
VS S
PD
37
AVDD
16
Test and
Powerdown
Logic
5
6
10
9
20
19
22
23
46
47
44
43
CY2SSTV857-32
CLK
CLK#
FBIN
FBIN#
13
14
36
35
39
40
PLL
29
30
27
26
Y4 #
VS S
48 TSSOP Package
Cypress Semiconductor Corporation
Document #: 38-07557 Rev. *E
•
3901 North First Street
•
San Jose
,
CA 95134
•
408-943-2600
Revised January 12, 2005
CY2SSTV857-32
40 QFN Package
VDDQ
VDDQ
Y1#
Y0#
Y5#
Y1
Y0
Y5
Y6
Y6#
VSS
Y2#
Y2
VDDQ
CLK
CLK#
VDDQ
AVDD
AVSS
VSS
1
2
3
4
5
6
7
8
9
40 39 38 37 36 35 34 33 32 31
30
29
28
Y7#
Y7
VDDQ
PD#
FBIN
FBIN#
VDDQ
VDDQ
FBOUT#
FBOUT
40 QFN
CY2SSTV857-32
27
26
25
24
23
22
10 11 12 13 14 15 16 17 18 19 20 21
Y3#
Y4#
Y9#
Y4
Y9
Y8
y3
VDDQ
Pin Description
Pin #
48 TSSOP
13, 14
35
36
3, 5, 10, 20, 22
2, 6, 9, 19, 23
5,6
25
26
37,39,3,12,14
36,40,2,11,15
Pin #
40 QFN
Pin Name
CLK, CLK#
FBIN#
FBIN
Y(0:4)
Y#(0:4)
Y(9:5)
Y#(9:5)
FBOUT
I/O
[1]
I
I
I
O
O
O
O
O
Pin Description
Differential Clock Input.
Electrical
Characteristics
LV Differential Input
Feedback Clock Input.
Connect to FBOUT# for Differential Input
accessing the PLL.
Feedback Clock Input.
Connect to FBOUT for
accessing the PLL.
Clock Outputs.
Clock Outputs.
Clock Outputs.
Clock Outputs.
Feedback Clock Output.
Connect to FBIN for Differential Outputs
normal operation. A bypass delay capacitor at
this output will control Input Reference/Output
Clocks phase relationships.
Feedback Clock Output.
Connect to FBIN# for
normal operation. A bypass delay capacitor at
this output will control Input Reference/Output
Clocks phase relationships.
Power Down Input.
When PD# is set HIGH, all
Q and Q# outputs are enabled and switch at the
same frequency as CLK. When set LOW, all Q
and Q# outputs are disabled Hi-Z and the PLL
is powered down.
2.6V Power Supply for Output Clock Buffers.
2.6V Nominal
2.6V Power Supply for PLL.
When VDDA is at 2.6V Nominal
GND, PLL is bypassed and CLK is buffered
directly to the device outputs. During disable
(PD# = 0), the PLL is powered down.
Common Ground.
Analog Ground.
0.0V Ground
0.0V Analog
Ground
Differential Outputs
Differential Outputs
27, 29, 39, 44, 46 17,19,29,32,34
26, 30, 40, 43, 47 16,20,30,31,35
32
21
33
22
FBOUT#
O
37
27
PD#
I
4, 11,12,15, 21,
28, 34, 38, 45
16
4,7,13,18,23,24,
28,33,38
8
VDDQ
AVDD
1, 7, 8, 18, 24, 25, 1,10
31, 41, 42, 48
17
9
VSS
AVSS
Note:
1. A bypass capacitor (0.1µF) should be placed as close as possible to each positive power pin (<0.2”). If these bypass capacitors are not close to the pins, their
high-frequency filtering characteristic will be cancelled by the lead inductance of the traces.
Document #: 38-07557 Rev. *E
VDDQ
Y8#
Page 2 of 9
CY2SSTV857-32
Zero Delay Buffer
When used as a zero delay buffer the CY2SSTV857-32 will
likely be in a nested clock tree application. For these applica-
tions, the CY2SSTV857-32 offers a differential clock input pair
as a PLL reference. The CY2SSTV857-32 then can lock onto
the reference and translate with near zero delay to low-skew
outputs. For normal operation, the external feedback input,
FBIN, is connected to the feedback output, FBOUT. By
connecting the feedback output to the feedback input the
propagation delay through the device is eliminated. The PLL
works to align the output edge with the input reference edge
thus producing a near zero delay. The reference frequency
affects the static phase offset of the PLL and thus the relative
delay between the inputs and outputs.
Table 1. Function Table
Inputs
AVDD
GND
GND
X
X
2.6V
2.6V
2.6V
PD#
H
H
L
L
H
H
H
CLK
L
H
L
H
L
H
< 20 MHz
CLK#
H
L
H
L
H
L
< 20 MHz
Y
L
H
Z
Z
L
H
Hi-Z
Y#
H
L
Z
Z
H
L
Hi-Z
Outputs
FBOUT
L
H
Z
Z
L
H
Hi-Z
FBOUT#
H
L
Z
Z
H
L
HI-Z
PLL
BYPASSED/OFF
BYPASSED/OFF
Off
OFF
On
On
Off
When VDDA is strapped LOW, the PLL is turned off and
bypassed for test purposes.
Power Management
Output enable/disable control of the CY2SSTV857-32 allows
the user to implement power management schemes into the
design. Outputs are three-stated/disabled when PD# is
My version is PADS VX 2.4. How can I copy the schematic symbols or footprints in the built-in library to the new library I built in PADS? I am a PADS novice, please take care of me....
From: https://www.hackster.io/palsayantan/neo ... ock-5bd11cEspRing comes with 2-bit ws2812b RGB LEDs and it has an ESP12E module built in to control the LEDs. So you get a neopixel ring with an onboa...
Since the video file is large, upload it to Baidu disk. Uip transplantation basically completes half of the task by transplanting the network card driver. Video address: [url]https://pan.baidu.com/s/1...
Use USB HID to simulate the mouse action. Use GPIO0 (BOOT pin of the board) as a button to simulate the left mouse button when pressed.# 在这里写上你的代码 :-)
from math import sin, cos, pi
import usb_hid
from...
1. A delay circuit is needed to allow a short delay before output after the strong power is connected.
There is an external 5V power supply, and there are strong power input and output lines. When str...
【Abstract】 This paper introduces the 8-bit single-chip microcomputer COP820CJ, and gives a pulse width modulation based A/D converter designed with the on-chip comparator of COP820CJ. The A/D converte...[Details]
stm8l051, if you turn on the global interrupt and then set the external interrupt, in the simulation, the register is not set, even if you write a value directly to the interrupt control register, it...[Details]
/*
Using MSP430 address bit multi-machine protocol communication program
Original work of Microcontroller Forum Author: tianxy
Dear colleagues, in response to the call of the moderator, I now make ...[Details]
Is it true that bigger is better? Young people like to pursue large screens, but considering the elderly and children at home, they also have to strike a balance between the size of the TV and the vi...[Details]
On May 27, 2022, the first member meeting of Xiamen Open Source Chip Industry Promotion Association (hereinafter referred to as "the Association"), hosted by the China Science (Xiamen) Data Intellige...[Details]
For lithium-ion battery pack manufacturers, it is critical to build safe and reliable products for battery-powered systems. The battery management
circuit
in the battery pack
can monitor...[Details]
On August 18, Xingji Micro-Equipment released its semi-annual report stating that in the first half of 2021, the company achieved operating income of 186 million yuan, a year-on-year increase of 145....[Details]
Tesla unveiled its Powerwall battery energy storage system for homes back in 2015. Now, Toyota has announced its similar O-Uchi Kyuden system, which can draw power from electric vehicles. The system ...[Details]
In a switching power supply , the switch-off and switch-on time of the switch tube affects the working efficiency of the switching power supply, and some parameters of the MOS tube play a decisive ...[Details]
With the development of modern technology, advanced semiconductor chips have received more and more attention. In fact, semiconductor chips have many application scenarios in life, mainly: Logic se...[Details]
1.3.2 Modify parameters in Linux source code 1. Unzip the kernel source code mkdir /opt/studyarm cd /mnt/hgfs/share tar –jxvf linux-2.6.29.1.tar.bz2 –C /opt/studyarm 2. Enter the kernel directory,...[Details]
Leading automotive supplier MARELLI recently announced a strategic partnership with Transphorm, a US semiconductor company focused on redefining power conversion. Through this agreement, MARELLI will...[Details]
Imagine what it would feel like if VR (Virtual Reality) was used to perform heart surgery on a patient? (Still from the American TV series "The Good Doctor", copyright belongs to the original author...[Details]
Soft start is a motor starting method that controls the starting current of the motor to gradually accelerate the motor during the starting process, thereby reducing the current shock and mechanica...[Details]
PCB Design
京公网安备 11010802033920号
EEWORLD
